Actively analyzing performance to find microarchitectural bottlenecks and to estimate performance bounds

Kenneth (Kent) Czechowski · Jee Whan Choi (IBM) · Jeff Young · <u>Richard (Rich) Vuduc</u>

July 16, 2015 Workshop on Performance Modeling: Methods and Applications at International Supercomputing Conference (ISC)











Kent Czechowski

Passive (observational)

Many related ideas! Environmental modifiers: DVFS, Gremlins Code modifiers: autotuning, stochastic (super)optimizers









Improvement in Energy Efficiency Livermore Loops



K. Czechowski et al. "Improving the energy-efficiency of big cores." In ISCA'14.



S. Williams, A. Waterman, D. Patterson (2009). "Roofline: An insightful visual performance model for multicore architectures." doi: 10.1145/1498765.1498785

R.W. Hockney, I.J. Curington $/ f_{1/2}$: A parameter to

R.W. Hockney and I.J. Curington (1989). " $f_{\frac{1}{2}}$: A parameter to characterize memory and communication bottlenecks." doi: 10.1016/0167-8191(89)90100-2







J. Choi et al. (IPDPS'14)

Arndale GPU Time Energy 33 Gflop/s [8.1 Gflop/J] 8.4 GB/s [1.5 GB/J] 6.1 W [const=1.3 W] 1/4 1/2 1 2 4 8 16 32 64 128 Intensity (single-precision flop:Byte)

"Mobile GPU" (Samsung/ARM)

S. Williams, A. Waterman, D. Patterson (CACM'09)

hpcgarage.org/isc15

Shiloach-Vishkin algorithm to compute connected components (as labels)

forall $v \in V$ do $label[v] \leftarrow int(v)$

while ... do forall $v \in V$ do forall $(u, v) \in E$ do if label[u] < label[v] then $label[u] \leftarrow label[v]$

O. Green, M. Dukhan, R. Vuduc. "Branch-avoiding graph algorithms." In SPAA'15.

hpcgarage.org/isc15

Predicted Cycles per instruction [Ivy Bridge]

Predicted values: Cache.references Cache.misses Branches Mispredictions

Shiloach–Vishkin Connected Components: Cycles

[Normalized to branch-based minimum]

A frontier: Performance upper bounds

V. Elango, F. Rastello, L.-N. Pouchet, J. Ramanujam, P. Sadayappan. "On Characterizing the Data Movement" Complexity of Computational DAGs for Parallel Execution." In SPAA'14.

hpcgarage.org/isc15

Goal of algorithm analysis is to estimate or (lower) bound on Q

Lower-bounds on *Q*: Red-blue pebble games

Inputs

Slow Fast

Dutputs

Inputs (initial)

Inputs (initial)

 ∞

Jutputs (final)

(Hong & Kung '81) $Q(n; Z) = \Omega\left(\frac{n \log n}{\log Z}\right)$

Inputs

Insight: This representation is computable

V. Elango, F. Rastello, L.-N. Pouchet, J. Ramanujam, P. Sadayappan. "On Characterizing the Data Movement Complexity of Computational DAGs for

Contech: Efficiently Generating Dynamic Task Graphs for Arbitrary Parallel Programs

BRIAN P. RAILING, ERIC R. HEIN, and THOMAS M. CONTE, Georgia Institute of Technology

Fig. 4. Simple OpenMP program as a Contech task graph.

Kent Czechowski

Kent's idea: **Pressure point analysis (PPA)**

Iteratively <u>rewrite</u> the input program in a controlled fashion, then <u>re-analyze</u> it.

Rewrites need *not* necessarily be semantics preserving!

PPA: CONCEPTUAL EXAMPLE

Tri-Diagonal Elimination for (i=1 ; i<n ; i++) { x[i] = z[i]*(y[i] - x[i-1]); }</pre>

vmovsd xmm1, [8+rsi+r12]
 vmovsd xmm2, [16+rsi+r12]
 vsubsd xmm0, xmm1, xmm0
 vmulsd xmm3, xmm0, [8+rsi+rbp]
 vmovsd [8+rsi+r13], xmm3
 vsubsd xmm4, xmm2, xmm3
 vmulsd xmm0, xmm4, [16+rsi+rbp]
 vmovsd [16+rsi+r13], xmm0

Compute

Memo

Perturbations do not need to preserve the semantic meaning

e only	

Memory	/
Access	Only

nop	
nop	
vsubsd	xmm0, xmm1, xmm0
vmulsd	xmm3, xmm0, xmm10
nop	
vsubsd	xmm4, xmm2, xmm3
vmulsd	xmm0, xmm4, xmm12
nop	

vmovsd	xmm1, [8+rsi+r12]
vmovsd	xmm2, [16+rsi+r12]
nop	
vmovsd	xmm3, [8+rsi+rbp]
vmovsd	[8+rsi+r13], xmm3
nop	
vmovsd	xmm0, [16+rsi+rbp]
vmovsd	[16+rsi+r13], xmm0

CONCRETE EXAMPLE: L1D BANK CONFLICTS

64 Byte Entries

CONCRETE EXAMPLE: L1D BANK CONFLICTS

CONCRETE EXAMPLE: L1D BANK CONFLICTS

[8 +rsi+r12] 8 +rsi+r14] [**8** +rsi+rbp] 8 +rsi+r13 [16+rsi+rbp] [**16**+rsi+r13]

*Assume rsi, r12, r13, r14, and rbp are 64-byte aligned

Original

vmovsd vmovsd vsubsd vmulsd vmovsd

xmm1, **[8+rsi+r12]** xmm2, **[8+rsi+r14]** xmm0, xmm1, xmm0 xmm3, xmm0, **[8+rsi+rbp]** [8+rsi+r13], xmm3 vsubsd xmm4, xmm2, xmm3 vmulsd xmm0, xmm4, **[16+rsi+rbp]** vmovsd **[16+rsi+r13]**, xmm0

Bank Conflicts ??

Perturbed Version

xmm1, **[8+rsi+r12]** vmovsd xmm2, **[16+rsi+r14]** vmovsd xmm0, xmm1, xmm0 vsubsd xmm3, xmm0, **[8+rsi+rbp]** vmulsd **[8+rsi+r13]**, xmm3 vmovsd xmm4, xmm2, xmm3 vsubsd xmm0, xmm4, **[16+rsi+rbp]** vmulsd **[16+rsi+r13]**, xmm0 vmovsd

IDENTIFYING OOO-DEFICIENCIES

<u>Original</u>

0	inloop:	
1	movsd	xmm1 , [88+r12+r9*8]
2	movsd	xmm1 , [104+r12+r9*8]
3	movsd	xmm2, [120+r12+r9*8]
4	movsd	xmm2, [136+r12+r9*8]
5	movaps	xmm0, [80+r12+r9*8]
6	movhpd	xmm1 , [96+r12+r9*8]
7	movaps	<pre>xmm2, [96+r12+r9*8]</pre>
8	movhpd	<pre>xmm3, [112+r12+r9*8]</pre>
9	movaps	xmm1, [112+r12+r9*8]
10	movhpd	<pre>xmm0, [128+r12+r9*8]</pre>
11	movaps	<pre>xmm0, [128+r12+r9*8]</pre>
12	movhpd	<pre>xmm3, [144+r12+r9*8]</pre>
13	mulpd	xmm1, xmm1
14	mulpd	xmm0, xmm0
15	mulpd	xmm1, xmm3
16	mulpd	xmm3, xmm3
17	mulpd	xmm2, xmm2
18	mulpd	xmm3, xmm2
19	mulpd	xmm1, xmm3
20	mulpd	xmm3, xmm1
21	addpd	<pre>xmm2, xmm1</pre>
22	addpd	xmm0, xmm3
23	addpd	xmm3, xmm3
24	addpd	xmm2, xmm3
25	mulpd	xmm0, [r15+r9*8]
26	mulpd	xmm0, [16+r15+r9*8]
27	mulpd	<pre>xmm3, [32+r15+r9*8]</pre>
28	mulpd	xmm1, [48+r15+r9*8]
29	addpd	xmm0, xmm3
30	addpd	xmm0, xmm1
31	addpd	xmm1, xmm0
32	addpd	xmm1, xmm2
33	movaps	[r11+r9*8], xmm3
34	movaps	[16+r11+r9*8], xmmO
35	movaps	[32+r11+r9*8], xmm1
36	movaps	[48+r11+r9*8], xmm1
37	add	r8, 1
38	cmp	r8, rbx
39	іb	inloop

Cycles per Iteration: **31.51 cycles**

Scrambled

0	inloop:	
1	movsd	<pre>xmm2, [88+r12+r9*8]</pre>
2	movsd	xmm0 , [104+r12+r9*8]
3	movsd	xmm0 , [120+r12+r9*8]
4	movsd	xmm3 , [136+r12+r9*8]
5	movaps	xmm0 , [80+r12+r9*8]
6	movhpd	xmm3 , [96+r12+r9*8]
7	movaps	xmm0 , [96+r12+r9*8]
8	movhpd	<pre>xmm2, [112+r12+r9*8]</pre>
9	movaps	xmm1 , [112+r12+r9*8]
10	movhpd	xmm0 , [128+r12+r9*8]
11	movaps	xmm1 , [128+r12+r9*8]
12	movhpd	xmm0 , [144+r12+r9*8]
13	mulpd	xmm3, xmm3
14	mulpd	xmm3, xmm3
15	mulpd	xmm3, xmm2
16	mulpd	xmm0, xmm3
17	mulpd	$\mathbf{x}\mathbf{m}\mathbf{m}2, \mathbf{x}\mathbf{m}\mathbf{m}0$
18	mulpd	xmm0, xmm3
19	mulpd	xmm0, xmm1
20	mulpd	xmm1, xmm3
21	addpd	xmm1, xmm2
22	addpd	xmm1, xmm3
23	addpd	xmm3, xmm1
24	addpd	xmm2, xmm3
25	mulpd	xmm0 , [r15+r9*8]
26	mulpd	xmm2 , [16+r15+r9*8]
27	mulpd	xmm1 , [32+r15+r9*8]
28	mulpd	xmm1 , [48+r15+r9*8]
29	addpd	xmm3, xmm2
30	addpd	xmml, xmm2
31	addpd	xmm2, xmm1
32	addpd	xmm2, xmm1
33	movaps	[r11+r9*8], xmm3
34	movaps	[16+r11+r9*8], xmm2
35	movaps	[32+r11+r9*8], xmml
36	movaps	[48+r11+r9*8], xmml
3/	add	rø, 1
39	cmp	rø, rbx
39	јb	ın⊥oop

Cycles per Iteration: 19.65 cycles

OUR VISION FOR PERFORMANCE ANALYSIS

for (k=0 ; k<n ; k++) { $x[k] = u[k] + r^{*}(z[k] + r^{*}y[k]) +$ $t^{*}(u[k+3] + r^{*}(u[k+2] + r^{*}u[k+1]) +$ $t^{*}(u[k+6] + r^{*}(u[k+5] + r^{*}u[k+4])));$

Can we account for all lost cycles?

Automated battery of experiments

- Frontend bottlenecks
- Scheduling resource conflicts
- Data bypass delays
- Cache latency stalls
- Memory disambiguation conflicts
- Retirement bandwidth

CONCLUSION / SUMMARY

Status: Proof of concept Gaps:

- Comprehensive set of experiments
- Scale beyond the core
- Generalize to additional microarchitectures

Cross-Pollination:

- Software optimization
- Hardware-software codesign

Major Contribution: Active Performance Analysis

- Autotuning and super-optimizing compilers

