

Wavefront-Parallel Temporal Blocking on Multi-Core Processors with Shared Caches

HPC Services @ Erlangen Regional Computing Center (RRZE):

Gerhard Wellein <u>Georg Hager</u> Markus Wittmann Johannes Habich

Thomas Zeiser Jan Treibig Gerald Schubert Michael Meier Holger Stengel

LANL PAL, Aug 26th, 2009



RRZE

RRZE = Erlangen Regional Computing Center

- ≈ 100 employees and students,
 8 in HPC Services
- 14 TFlop/s clusters & some "hot silicon"
- "IT Service Provider for FAU"

FAU = Friedrich-Alexander University of Erlangen-Nuremberg

- Second largest university in Bavaria
- 26000 students
- 12000 employees
- 550 professors
- 260 chairs





2009/08/26

HPC Services @ RRZE: Tasks



Procuring and running RRZE's HPC systems

- Fundraising, tenders, selection process
- Installation, system administration
- Scientists are closely involved in procurements
- Guiding scientists to optimal use of local and remote HPC resources

Integration into research and teaching at FAU

- >70 publications (since 1999)
- >60 talks (since 1999)
- Regular HPC tutorials, workshops, courses
- Regular lecture (*Programming Techniques for Supercomputers*)
- Supervision of bachelor's and master's theses

Publication lists

http://www.blogs.uni-erlangen.de/hager/topics/Publications http://grid.rrze.uni-erlangen.de/~unrz143/publications.html



Research



Research areas

- General and architecture-specific performance optimization
- Programming techniques for HPC
- Assessment of novel processors and systems for HPC
- Lattice-Boltzmann methods

Some recent projects

- HQS@HPC: Highly correlated quantum systems on high performance computers
- JaDa: Exact diagonalization of Large Sparse Matrices
- Lattice-Boltzmann methods (LBM)
 - Optimized Implementations of the lattice Boltzmann method in 3D
 - Improving computational efficiency of LBM on complex geometries
 - Performance Evaluation of Numeric Compute Kernels on NVIDIA GPUs
 - SKALB: Lattice-Boltzmann methods for scalable multi-physics applications
- Optimizing data access on systems with non-uniform memory access characteristics and/or aliasing issues
- Evaluation of Windows Compute Cluster Server (CCS)
 - Only production-grade Windows cluster in Bavaria



4



Single-socket Intel chips: Peak Performance & Memory Bandwidth over time





Temporal blocking for stencil codes: *Outline*



 Jacobi iteration as a paradigm for regular stencil based iterative methods: Basics and baseline implementation in three spatial dimensions (3D)

Conventional temporal blocking in 3D

Wavefront approach

Outlook





Jacobi Solver Basics: 2 arrays; naïve version do k = 1 , Nk do j = 1 , Nj do i = 1 , Ni $y(i,j,k) = a^*x(i,j,k) + b^*$ (x(i-1,j,k)+x(i+1,j,k)+ x(i,j-1,k)+x(i,j+1,k)+x(i,j,k-1)+x(i,j,k+1))

- Performance metric: Million Lattice Site Updates per second (MLUPs)
 - Equivalent MFLOPs: 8 FLOP/LUP * MLUPs
- Bandwidth requirements: 16 Byte / Lattice Site Update (LUP) if:
 - N*N*(8Byte)*2 < Cache size \rightarrow Cache size = 2 MB \rightarrow N ~ 350
 - No Read for Ownership (RfO) on y ("nontemporal stores")
- Performance estimate: B_M / (16 Byte/LUP)
 (B_M : attainable memory bandwidth as measured with STREAM; B_M = 8 GByte/s → 500 MLUPs)

2009/08/26



Jacobi solver

2009/08/26

Benchmark architectures: Intel Quad-/Hexa-Cores

hpc@rrze.uni-erlangen.de



		Clovertown	Nehalem	Dunnington
Туре		Xeon 5345 @2.33 GHz	"Core i7" @2.66 GHz	Xeon 7460 @2.66 GHz
L1 group	size [kB]	32	32	32
	TRIAD GB/s	3.9	11.6	3.0
L2 group	L2 size [MB]	4	0.25	3
	# cores	2	1	2
	TRIAD GB/s	4.0	see L1	3.5
L3 group / socket	L3 size [MB]	-	8	16
	# cores	4	4	6
	TRIAD GB/s	4.0	16.6	3.5
System	# sockets	2	2	4
	raw bw [GB/s]	21.3	51.2	34.0
	TRIAD GB/s	7.8	32.7	13.2

Stream TRIAD (array size: 20,000,000; nontemporal stores via compiler)

Nehalem: Early access; pre-production; SMT disabled

Jacobi solver Baseline



[2] K. Datta, M. Murphy, V. Volkov, S. Williams, J. Carter, L. Oliker, D. Patterson, J. Shalf, K. Yelick: Stencil Computation Optimization and Auto-tuning on Stateof-the-Art Multicore Architectures. In: ACM/IEEE (Ed.): Proceedings of the ACM/IEEE SC 2008 Conference (Supercomputing Conference '08, Austin, TX, Nov 15-21, 2008).

Clovertown: 2.5 GFlop/s

(including opt. spatial blocking and NoRFO)

Computing





Conventional temporal blocking approaches:

Load a small block into cache and do multiple updates on it



Conventional temporal blocking

A "good" halo implementation



- Load $(N_b * t_b) x (N_b * t_b)$ block & perform t_b time steps on $N_b X N_b$ block
- N_b=2; t_b=2:







t₀
 Compressed grid storage: Only one temporary array required



- "Checkerboard alignment" of rows ensures aligned loads
- Non-diagonal shift ensures alignment of loads with store



- destination cell for compressed grid
- stencil update is autovectorizable

Drawbacks:

- No overlap of computation and mem. traffic
- Halo overhead





Temporal blocking by pipelining: Wavefront parallelization



Jacobi Solver Standard sequential implementation





Jacobi solver Standard naive shared memory parallel







Jacobi solver Propagating two wavefronts!







y(:,:,:) is obsolete!

Save main memory data transfers for y(:,:,:)!

Use small buffer tmp(:,:, 0:3) which fits into cache

Sync threads/cores after each k-iteration

Core 0: x(:,:,k-1:k+1)_t

2009/08/26

 \rightarrow tmp(:,:,mod(k,4))

Core 1: $tmp(:,:,mod(k-3,4):mod(k-1,4)) \rightarrow x(:,:,k-2)_{t+2}$

hpc@rrze.uni-erlangen.de





Compare with baseline: Maximum speedup of 2 can be expected

(assuming infinitely fast cache and no overhead for OMP BARRIER after each kiteration)





Thread 0: $\mathbf{x}(:,:,k-1:k+1)_{t}$ $\rightarrow tmp(:,:,mod(k,4))$ Thread 1: tmp(:,:,mod(k-3,4):mod(k-1,4)) $\rightarrow \mathbf{x}(:,:,k-2)_{t+2}$

Performance model including finite cache bandwidth (B_C): Time for 2 LUPs:

 $T_{2LUP} = 16 \text{ Byte/B}_{M} + x * 8 \text{ Byte/B}_{C} = T_{0} (1 + x/2 * B_{M}/B_{C})$



17

Jacobi solver Wavefront parallelization: L2 group Clovertown



Implement blocking in j direction (b_j^w) to ensure that tmp (:,:,0:3) & 4 planes of x stay in cache!

 \rightarrow Speedup: ~1.7-1.8x (prediction: S_w = 1.85)

Jacobi solver

Propagating four wavefronts on native quadcores (1x4)





Running t_b wavefronts requires t_b temporary arrays tmp to be held in cache

Massive use of cache bandwidth!

t_b =4 \rightarrow 1 x 4 distribution





2009/08/26 hp

hpc@rrze.uni-erlangen.de

Jacobi solver

Wavefront parallelization: New choices on native quad-cores

Thread 0: $x(:, :, k-1:k+1)_{t}$

- Thread 1: tmp1 (mod(k-3, 4) : mod(k-1, 4))
- Thread 2: tmp2 (mod(k-5, 4:mod(k-3, 4)))

Thread 3: tmp3(mod(k-7,4):mod(k-5,4))

- \rightarrow tmp1(mod(k,4))
- \rightarrow tmp2(mod(k-2,4))
- \rightarrow tmp3(mod(k-4,4))

$$\rightarrow$$
 x(:,:,k-6)_{t+4}



1 x 4 distribution







2 x 2 distribution

2009/08/26



Performance model indicates some potential gain \rightarrow new compiler tested

Only marginal benefit when using 4 wavefronts (Model: S_W =1.45): \leftrightarrow A single copy stream does only achieve about half max memory bandwidth on Nehalem \leftrightarrow L3 bandwidth becomes bottleneck



Jacobi solver

Wavefront parallelization: full Dunnington node



Computina



hpc@rrze.uni-erlangen.de



- Cell has no multiple cores per local store
- **But:**
 - DMA engine enables overlap of computation and data transfer
 - One SPE can do multiple updates on a grid tile
 - Cell is bandwidth-starved: 0.03 W/F to main memory
- "Revolving buffers" scheme (one SPE):







Baseline

- Datta et al. SC08: 1 GLUPs per Cell chip \rightarrow 125 MLUPs per SPE
- This amounts to a main memory bandwidth of 16 GB/s (which is the STREAM BW)
- "Wavefront" code
 - 1 SPE: 200-230 MLUPs (depending on geometry) This amounts to a LS bandwidth of 10-11 GB/s (5 LD, 1 ST) and a main memory BW of 1.6-1.8 GB/s
 - 8 SPEs: Eight times that, i.e. 13-15 GB/s
 - 16 SPEs on one memory interface: 130 MLUPs per SPE, i.e. 16.6 GB/s
 - So the code is compute bound (but only just barely) on one chip
 - Some optimization potential is still there (SW pipelining, interleaving of updates)





Temporal blocking by pipelining: Some further thoughts



Pipelined temporal blocking

The other approach





26

High Performance

Computing

More things to consider



- Thread synchronization after tile update can be costly
 - If tiles are small or number of threads is large
 - OpenMP: Barrier overhead ≈ 1µs per socket (Intel compiler, Core2)
 - Solution: Relaxed pairwise synchronization between threads



Distributed-memory parallelization

- Hybrid OpenMP/MPI code
- Multi-layer halo required
- Communication vs. computation tradeoffs
- Work in progress

2009/08/26

Even more...



Can this be done with Lattice-Boltzmann as well?

```
double precision F(0:xMax+1,0:yMax+1,0:zMax+1,0:18,0:1)
           do z=1, zMax
              do y=1, yMax
                  do x=1, xMax
                        if(fluidcell(x,y,z)) then
          TN<sub>I1</sub>
                                                                      2*19 cache lines
                      TE<sub>10</sub>
                           LOAD F(x,y,z, 0:18,t)
                                                                      are touched for
                T13
                           Relaxation (≈200 flops)
                           SAVE F(x, y, z, 0, t+1)
                                                                      a single cell
                  NEA
NW<sub>2</sub>
                           SAVE F(x+1,y+1,z , 1,t+1)
                                                                      update, but
   W
                       \blacktriangleright SAVE F(x , y+1, z , 2, t+1)
                                                                      accessed
                           SAVE F(x-1,y+1,z , 3,t+1)
                                                                      contiguously
                           SAVE F(x, y-1, z-1, 18, t+1)
   BW
               BS18
                        endif
                  enddo
                                        Alignment challenge for
              enddo
                                        GPUs, Cell, ...
           enddo
```





2 wavefronts with 1, 2 and 4 groups SMT with 2,4 and 8 groups helps a lot!

Nehalem (32x80x600)









Temporal blocking by pipelined parallelization: *Status*



- No in-cache optimizations (alignment, SIMD) implemented for wavefront blocking of Jacobi and LBM so far
 - ... but for "the other approach" results are promising
- Pipelined parallelization for stencil codes beneficial if
 - Multi-Core Chip is bandwidth starved (one core can sustain main memory bandwidth)
 - Large shared (on-chip) cache is available
 - Benefit of SMT strongly dependent on computational kernel (good for LBM)
- Easy to implement and parallelize but hybrid approach is required if used in a larger application, e.g. as a smoother in MG
- First tests with Gauss-Seidel kernel underway





THANK YOU

 $\mathsf{Backup} \rightarrow$



Boltzmann Equation

$$\partial_t f + \xi \cdot \nabla f = -\frac{1}{\lambda} [f - f^{(0)}]$$

- ... particle velocity
- ... equilibrium distribution function
- ... relaxation time

Discretization of particle velocity space

(finite set of discrete velocities)

$$\partial_t f_{\alpha} + \xi_{\alpha} \cdot \nabla f_{\alpha} = -\frac{1}{\lambda} [f_{\alpha} - f_{\alpha}^{(eq)}]$$

$$f_{\alpha}(\vec{x},t) = f(\vec{x},\xi_{\alpha},t)$$
$$f_{\alpha}^{(eq)}(\vec{x},t) = f^{(0)}(\vec{x},\xi_{\alpha},t)$$

Computing



Lattice Boltzmann method

A simple but efficient kernel F(x,y,z,0:18,t)



```
double precision F(0:xMax+1,0:yMax+1,0:zMax+1,0:18,0:1)
do z=1, zMax
   do y=1,yMax
      do x=1, xMax
                                                    2*19 caches
           if (fluidcell(x,y,z)) then
                                                    lines are
              LOAD F(x,y,z, 0:18,t)
                                                    touched for a
              Relaxation (complex computations)
              SAVE F(x, y, z, 0, t+1)
                                                    single cell
              SAVE F(x+1,y+1,z , 1,t+1)
                                                    update -
              SAVE F(x , y+1, z , 2, t+1)
                                                    however they
              SAVE F(x-1,y+1,z , 3,t+1)
                                                    are accessed
              SAVE F(x, y-1, z-1, 18, t+1)
                                                    contiguously
          endif
      enddo
   enddo
enddo
```

High spatial data locality if 38 cache lines stay in the cache!

(38 * 128 Byte ~ 5 kByte << L2/L3 caches)



Lattice Boltzmann method

A simple performance model for the standard implementation

- Standard performance measure for LBM:
 Million fluid cell updates per second: MFLUPS/s
- MFLOP/s is not a good idea: 150 400 FLOP for kernel:
 - Implementation
 - Compilerversion & Compileroptions
 - Divide?!
- Estimate maximum performance on basis of attainable main memory bandwidth (MBW):
 - Data transfers / FLUP = 3*19*8Byte = 456 Byte
 - Performance estimate [MFLUPS/s]: MBW [MByte/s] / 456 Byte
 - MBW is determined through low level kernel, e.g. stream





LBM & multicore architectures

Standard sequential implementation



35







Computing

LBM & multicore architectures

Standard naive shared memory parallel









High Performance

Computing

36

LBM & mutlicore architectures

A different parallel approach: Propagating wavefronts!







LBM & mutlicore architectures

Propagating two wavefronts!





LBM & multicore architectures Propagating two groups of wavefronts (2x2)





hpc@rrze.uni-erlangen.de

2009/08/26





LBM & multicore architectures

Propagating four wavefronts on native quadcores (1x4)





Running tb wavefronts requires tb-1 temporary arrays tmp to be held in cache!

Extensive use of cache bandwidth!

1 x 4 distribution





LBM & multicore architectures *Full node results with 2 wavefronts*

















2009/08/26





- To do:
 - Blocking in j-/y-direction in progress
 - No in-cache optimizations implemented / explored so far
 - Perfomance model
- Wavefront parallelization for LBM beneficial if
 - Multi-Core Chip is bandwidth starved (one core can sustain main memory bandwidth)
 - Large shared (on-chip) cache is available
- Can easily be implemented for other stencil based methods:
 - Jacobi solver/smoother \rightarrow COMPSAC2009
 - Gauß-Seidel → first tests
- Easy to implement and parallelize but hybrid MPI/OpenMP approach is required if used in a massively parallel production code.

