# ERLANGEN REGIONAL COMPUTING CENTER



Holistic node-level performance engineering for maximum resource efficiency on modern multi-core CPUs

Georg Hager Erlangen Regional Computing Center (RRZE)

ParisTech TELECOM September 7, 2015



### References

- J. Treibig and G. Hager: Introducing a Performance Model for Bandwidth-Limited Loop Kernels. Proceedings of the Workshop "Memory issues on Multi- and Manycore Platforms" at PPAM 2009, the 8th International Conference on Parallel Processing and Applied Mathematics, Wroclaw, Poland, September 13-16, 2009. Lecture Notes in Computer Science Volume 6067, 2010, pp 615-624.
   DOI: 10.1007/978-3-642-14390-8\_64 (2010).
- G. Hager, J. Treibig, J. Habich, and G. Wellein: *Exploring performance and power properties of modern multicore chips via simple machine models*. Concurrency and Computation: Practice and Experience, <u>DOI: 10.1002/cpe.3180</u> (2013).
- M. Wittmann, G. Hager, T. Zeiser, J. Treibig, and G. Wellein: *Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations.* Concurrency Computat.: Pract. Exper. (2015), <u>DOI: 10.1002/cpe.3489</u>
- H. Stengel, J. Treibig, G. Hager, and G. Wellein: *Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model*. Proc. ICS'15, the 29<sup>th</sup> International Conference on Supercomputing, Newport Beach, CA, June 8-11, 2015.
   <u>DOI: 10.1145/2751205.2751240</u>



## **Further references**

- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
   <u>DOI: 10.1142/S0129626410000296</u>
- J. Treibig, G. Hager, H. G. Hofmann, J. Hornegger, and G. Wellein: *Pushing the limits for medical image reconstruction on recent standard multicore processors.* International Journal of High Performance Computing Applications 27(2), 162-177 (2013).
   <u>DOI: 10.1177/1094342012442424</u>
- S. Kronawitter, H. Stengel, G. Hager, and C. Lengauer: *Domain-Specific Optimization of Two Jacobi Smoother Kernels and their Evaluation in the ECM Performance Model*. Parallel Processing Letters 24, 1441004 (2014).
   DOI: 10.1142/S0129626414410047
- J. Hofmann, D. Fey, J. Eitzinger, G. Hager, G. Wellein: *Performance analysis of the Kahan-enhanced scalar product on current multicore processors.* Accepted for PPAM2015. Preprint: <u>arXiv:1505.02586</u>





# **Motivation**

Analytical performance modeling:

"Constructing a simplified model for the interaction between software and hardware in order to understand lowest-order performance behavior"

Basic questions addressed by analytic performance models

- What is the bottleneck? → optimization technique
- What is the next bottleneck? → performance potential of the optimization
- Impact of processor frequency and socket scalability
  - $\rightarrow$  Appropriate execution parameters, energy-optimized operating point

#### If the model fails, we learn something!





# **Performance Engineering**

Set up an (analytical) model for a given algorithm/kernel/solver/application on a given architecture



(Hopefully) identify optimization opportunities and start over

J. Treibig, G. Hager, and G. Wellein: *Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering*. Proc. 5<sup>th</sup> Workshop on Productivity and Performance (<u>PROPER 2012</u>) at <u>Euro-Par 2012</u>, August 28, 2012, Rhodes Island, Greece. <u>Euro-Par 2012: Parallel</u> <u>Processing Workshops</u>, Lecture Notes in Computer Science 7640, 451-460 (2013), Springer, ISBN 978-3-642-36948-3. DOI: 10.1007/978-3-642-36949-0 50.





# The "classic" Roofline Model<sup>1,2,3</sup>

- 1.  $P_{max}$  = Applicable peak performance of a loop (this is not necessarily  $P_{peak}$ )
- 2. I = Operational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
- 3. b<sub>s</sub> = Applicable peak bandwidth of the slowest data path utilized (hardware feature)
  optmistic model (light speed)

Expected performance:

 $P = \min(P_{max}, I \cdot b_S)$ 

<sup>1</sup> D. Callahan et al.: Estimating Interlock and Improving Balance for Pipelined Architectures. Journal of Parallel and Distributed Computing 5, 334-358 (1988)

<sup>2</sup> W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. (2000)

<sup>3</sup>S. Williams et al.: Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52(4), 65-76 (2009)



# Agenda

- ECM model
  - Basic rules, non-overlap
  - Notation
  - Saturation and comparison with Roofline
  - Case study 1: Kahan-enhanced scalar product
  - Case study 2: 3-D long-range stencil
- A simple power model for multicores
  - Case study: lattice-Boltzmann flow solver
- Summary



### THE ECM MODEL









#### ECM model – predicting execution time for loop kernels

07.09.2015 | Performance Engineering | Georg Hager

- 1. LOADs in the L1 cache do not overlap with any other data transfer in the memory hierarchy
- Everything else in the core 2. overlaps perfectly with data transfers (STOREs may show some non-overlap)
- The scaling limit is set by the ratio 3. of

# cycles per CL overall

# cycles per CL at the bottleneck



Single-core (data in L1): 8 cy (ADD)

Single-core (data in memory): 6+9+9+19 cy = 43 cy

Scaling limit: 43 / 19 = 2.3 cores

# **ECM model – composition**

ECM predicted time  $T_{ECM}$  = maximum of overlapping time and sum of all other contributions





# **ECM model – prediction**

#### Notation for cycle predictions in different memory hierarchy levels:



Experimental data (measured) notation: 8.6 ] 16.2 ] 26 ] 47 cy





# ECM model – from time to performance with varying clock speed

 $f_0$ : base clock speed [cy/s]

f: actual cock speed [cy/s]

Performance is work (W) over time:

$$P_{ECM} = \frac{W \cdot f}{\{\underbrace{T_{ECM}^{L1} \mid T_{ECM}^{L2} \mid T_{ECM}^{L3} \mid \max(T_{ECM}^{L3} + T_{L3Mem} \cdot f/f_0, T_{OL})\}}_{\text{in-cache performance is proportional to } f}$$
ratio  $T_{ECM}^{L3}/T_{L3Mem}$  quantifies  $f$ -sensitivity of serial inmemory performance
$$P = \frac{32 \text{ flops} \cdot f}{\{8 \mid 15 \mid 24 \mid 24 + 19 \cdot f/f_0\} \text{ cy}}$$



# **ECM model – saturation**

Main assumption: Performance scaling is linear until a bandwidth bottleneck  $(b_S)$  is hit



 $\{8 \| 6 | 9 | 9 | 19 \}$  cy,  $\{8 \| 15 \| 24 \| 43 \}$  cy  $\implies n_S = \left[\frac{43}{19}\right] = 3$ 



## **ECM vs. Roofline**

Roofline assumes **full overlap** of all execution and transfer times

Roofline requires **measured baseline bandwidth limits** for all memory levels *i* (L2...Memory) at all core counts *n*:  $b_S^i(n)$ 

$$T_{Roof}^{L1} = T_{core} = \max(T_{nOL}, T_{OL})$$
  

$$\vdots$$
  

$$T_{Roof}^{Mem} = \max(T_{nOL}, T_{L1L2}, T_{L2L3}, T_{L3Mem}, T_{OL})$$
  

$$P_{Roof}(n) = \min_{i} \left( nP_{ECM}^{L1}, \frac{b_{S}^{i}(n)}{B_{C}^{i}} \right)$$

Roofline ≈ ECM if:

- $T_{core} \gg T_{data}$ : non-overlapping data transfers are insignificant or
- Loop kernel is similar to streaming benchmark used to obtain  $b_S^i(n)$

# How do we get the numbers?



- In-core limitations
  - Throughput limits:µops, LD/ST, ADD/MULT per cycle
  - Pipeline depths
- Cache hierarchy
  - ECM: Cycles per CL transfer
  - RL: measured max bandwidths for all cache levels, core counts
- Memory interface
  - ECM: measured saturated BW
  - RL: measured max bandwidths for all core counts



# CASE STUDY: KAHAN-ENHANCED SCALAR PRODUCT



Is the Kahan scalar product harmful for performance?

J. Hofmann, D. Fey, J. Eitzinger, G. Hager, G. Wellein: *Performance analysis of the Kahan-enhanced scalar product on current multicore processors.* Accepted for PPAM2015. Preprint: <u>arXiv:1505.02586</u>





## Kahan-enhanced scalar product



- Does it harm performance to augment the dot kernel in this way?
- Is there are difference between single-threaded and multithreaded?
- SP vs. DP? Influence of architecture?

### ECM modeling of sdot on **10-core Ivy Bridge EP 2.2 GHz**

 $\{2 \| 4 | 4 | 4 | 6.1 + (2.9)\}$ CV Latency penalty  $\{4 | 8 | 12 | 18.1 + 2.9\}$  cy saturation at 4 cores

Naive sdot (AVX):



saturation at 11 cores





# **Comparing optimal AVX implementations on four Intel architectures (SP)**



- Kahan without consequence if AVX is applied starting from L2 cache
- BDW latency panelty is rather low (== pure ECM model works well)



# **Saturation**

- SP: Saturation possible if any kind of SIMD is applied
- DP: Saturates always
- Compiler is not able to generate decent code





# 3D LONG-RANGE STENCIL (SINGLE PRECISION)



#pragma omp parallel for for(int k=4; k < N-4; k++) { for(int j=4; j < N-4; j++) { for(int i=4; i < N-4; i++) { float lap = c0 \* %V%[k][j][i] + c1 \* ( V[ k ][ j ][i+1]+ V[ k ][ j ][i-1]) + c1 \* ( V[ k ][ j ][i+1]+ V[ k ][ j ][i-1]) + c1 \* ( V[ k ][ j+1][ i ]+ V[ k ][ j-1][ i ]) + c1 \* ( V[ k ][ j+1][ i ]+ V[ k ][ j ][i-4]) + c4 \* ( V[ k ][ j ][i+4]+ V[ k ][ j ][i-4]) + c4 \* ( V[ k ][ j+4][ i ]+ V[ k ][ j-4][ i ]) + c4 \* ( V[ k+4][ j ][ i ]+ V[ k-4][ j ][ i ]);

+ ROC[k][j][i] \* lap;

U[k][j][i] = 2.f \* V[k][j][i] - U[k][j][i]

Source: http://goo.gl/dgOInI



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

-}}

# **3D long-range SP stencil ECM model**

Layer condition in L3 at problem size  $N_i \times N_j \times N_k$ :

$$9 \cdot N_i \cdot b_j \cdot n_{threads} \cdot 4 \text{ B} < \frac{C_3}{2}$$



#### **Consequences:**

- Temporal blocking will not yield substantial speedup
- Improve low-level code first (semi-stencil...?)

# 3D long-range SP stencil results (SNB)



# MULTICORE PERFORMANCE ENGINEERING



A simple power model for multicore CPUs



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

=07.09.2015 | Performance Engineering | Georg Hager

# A simple power model for multicore chips

Model assumptions:

- 1. Power is a quadratic polynomial in the clock frequency:  $W = W_0 + w_1 f + w_2 f^2$
- 2. Dynamic power is linear in the number of active cores:  $W_{dyn} = (W_1f + W_2f^2)n$
- 3. Performance is linear in the number of cores until it hits a bottleneck
- 4. Performance is linear in the clock frequency unless it hits a bottleneck (simplification from performance models!)
- 5. Energy to solution is power dissipation divided by performance



Model:

$$E = \frac{\text{Power}}{\text{Performance}} = \frac{W_0 + (W_1 f + W_2 f^2)n}{P(n, f)}$$

# **Two simple examples**

$$W_0 = 73 W$$
  

$$W_2 = 1 W / GHz^2$$

base = 2 GHz Turbo = 3 GHz



# Energy vs. Performance ("Z-plot")



"Isoline" of constant energy delay product ( $E \times \Delta t$ )



# **Case study: Lattice Boltzmann**

- Sparse representation lattice-Boltzmann flow solver
- Well suited for highly porous geometries, MPI parallel
- "AA pattern" propagation → SIMD friendly, 304-376 bytes/LUP
- Saturating performance for vectorized code on modern Intel chips



M. Wittmann, G. Hager, T. Zeiser, J. Treibig, and G. Wellein: *Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations*. Concurrency and Computation: Practice and Experience (2015). <u>DOI: 10.1002/cpe.3489</u> Preprint: <u>arXiv:1304.7664</u>

# Energy to solution vs. Performance on the socket (SNB) for a lattice-Boltzmann flow solver





# Single node → multi node

How does that change when going multi-node with substantial communication overhead?

- Dependence on socket-level concurrency?
- Dependence on clock speed'

Observations:

- Optimal PPC is crucial for lowest energy!
- Higher clock speed yields better performance without energy penalty!



# Summary

- Analytical models are extremely helpful in understanding performance behavior and guiding optimizations
  - Roofline
  - ECM
- Simple power models can qualitatively describe the power consumption characteristics of code on the chip level
  - Saturating vs. scalable code
  - Z-plot
  - Energy-Delay-Product
  - Coupling with performance model



## ERLANGEN REGIONAL COMPUTING CENTER





**DFG Priority Programme1648** 



**Bavarian Network for HPC** 

# Thank You.

Holger Stengel Johannes Hofmann Julian Hammer Jan Eitzinger Gerhard Wellein

