ERLANGEN REGIONAL COMPUTING CENTER



Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model

Holger Stengel, J. Treibig, <u>G. Hager</u>, G. Wellein Erlangen Regional Computing Center (RRZE)

International Conference on Supercomputing (ICS'15) June 8-10, 2015, Newport Beach, CA



References

- J. Treibig and G. Hager: Introducing a Performance Model for Bandwidth-Limited Loop Kernels. Proceedings of the Workshop "Memory issues on Multi- and Manycore Platforms" at PPAM 2009, the 8th International Conference on Parallel Processing and Applied Mathematics, Wroclaw, Poland, September 13-16, 2009. Lecture Notes in Computer Science Volume 6067, 2010, pp 615-624.
 DOI: 10.1007/978-3-642-14390-8_64 (2010).
- G. Hager, J. Treibig, J. Habich, and G. Wellein: *Exploring performance and power properties of modern multicore chips via simple machine models*. Concurrency and Computation: Practice and Experience, <u>DOI: 10.1002/cpe.3180</u> (2013).
- M. Wittmann, G. Hager, T. Zeiser, J. Treibig, and G. Wellein: *Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations.* Concurrency Computat.: Pract. Exper. (2015), <u>DOI: 10.1002/cpe.3489</u>
- H. Stengel, J. Treibig, G. Hager, and G. Wellein: *Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model*. Proc. ICS'15, the 29th International Conference on Supercomputing, Newport Beach, CA, June 8-11, 2015.
 DOI: 10.1145/2751205.2751240





Further references

- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
 <u>DOI: 10.1142/S0129626410000296</u>
- J. Treibig, G. Hager, H. G. Hofmann, J. Hornegger, and G. Wellein: *Pushing the limits for medical image reconstruction on recent standard multicore processors.* International Journal of High Performance Computing Applications **27**(2), 162-177 (2013).
 <u>DOI: 10.1177/1094342012442424</u>
- S. Kronawitter, H. Stengel, G. Hager, and C. Lengauer: *Domain-Specific Optimization of Two Jacobi Smoother Kernels and their Evaluation in the ECM Performance Model*. Parallel Processing Letters 24, 1441004 (2014).
 DOI: 10.1142/S0129626414410047
- J. Hofmann, D. Fey, J. Eitzinger, G. Hager, G. Wellein: *Performance analysis of the Kahan-enhanced scalar product on current multicore processors.* Submitted.
 Preprint: <u>arXiv:1505.02586</u>





Motivation

Analytic performance modeling:

"Constructing a simplified model for the interaction between software and hardware in order to understand lowest-order performance behavior"

- Basic questions addressed by analytic performance models
 - What is the bottleneck? → optimization technique
 - What is the next bottleneck? → performance potential of the optimization
 - Impact of processor frequency and socket scalability
 - → Appropriate execution parameters, energy-optimized operating point

If the model fails, we learn something!





The "classic" Roofline Model^{1,2,3}

- 1. P_{max} = Applicable peak performance of a loop (this is not necessarily P_{peak})
- 2. I = Operational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
- 3. b_s = Applicable peak bandwidth of the slowest data path utilized (hardware feature)
 optmistic model (light speed)

Expected performance:

 $P = \min(P_{max}, I \cdot b_S)$

¹ D. Callahan et al.: Estimating Interlock and Improving Balance for Pipelined Architectures. Journal of Parallel and Distributed Computing 5, 334-358 (1988)

² W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. (2000)

³S. Williams et al.: Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52(4), 65-76 (2009)

Agenda

- ECM model
 - Basic rules, non-overlap
 - Notation
 - Saturation and comparison with Roofline
- Case study 1: 5-pt 2D stencil ("Jacobi")
- Case study 2: UXX stencil (SP/DP)
- Case study 3: 25-pt long-range stencil (SP)
- Summary & outlook



THE ECM MODEL









Execution-Cache-Memory (ECM) model – Basics



- All data transfers in all memory levels (Machine $\leftarrow \rightarrow$ Application)
- Unit of work: 1 cache line's "worth of work"

Input

ECM model – the rules

- LOADs in the L1 cache do not overlap with any other data transfer in the memory hierarchy
- 2. Everything else in the core overlaps perfectly with data transfers (STOREs may show some non-overlap)
- 3. The scaling limit is set by the ratio of

cycles per CL overall

cycles per CL at the bottleneck



Single-core (data in L1): 8 cy (ADD) Single-core (data in memory): 6+9+9+19 cy = 43 cy

Scaling limit: 43 / 19 = 2.3 cores



ECM model – composition

ECM predicted time T_{ECM} = maximum of overlapping time and sum of all other contributions







ECM model – prediction

Notation for cycle predictions in different memory hierarchy levels:



Experimental data (measured) notation: 8.6] 16.2] 26] 47 cy



ECM model – from time to performance with varying clock speed

 f_0 : base clock speed [cy/s]

f: actual cock speed [cy/s]

Performance is work (W) over time:

$$P_{ECM} = \frac{W \cdot f}{\{\underbrace{T_{ECM}^{L1} \mid T_{ECM}^{L2} \mid T_{ECM}^{L3} \mid \max(T_{ECM}^{L3} + T_{L3Mem} \cdot f/f_0, T_{OL})\}}_{\text{in-cache performance is proportional to } f}$$
ratio T_{ECM}^{L3}/T_{L3Mem} quantifies f -sensitivity of serial inmemory performance
$$P = \frac{32 \text{ flops} \cdot f}{\{8 \mid 15 \mid 24 \mid 24 + 19 \cdot f/f_0\} \text{ cy}}$$

ECM model – saturation

Main assumption: Performance scaling is linear until a bandwidth bottleneck (b_S) is hit



 $\{8 \| 6 | 9 | 9 | 19 \}$ cy, $\{8 \| 15 \| 24 \| 43 \}$ cy $\implies n_S = \left| \frac{43}{19} \right| = 3$

ECM vs. Roofline

Roofline assumes **full overlap** of all execution and transfer times

Roofline requires **measured baseline bandwidth limits** for all memory levels *i* (L2...Memory) at all core counts *n*: $b_S^i(n)$

$$T_{Roof}^{L1} = T_{core} = \max(T_{nOL}, T_{OL})$$

$$\vdots$$

$$T_{Roof}^{Mem} = \max(T_{nOL}, T_{L1L2}, T_{L2L3}, T_{L3Mem}, T_{OL})$$

$$P_{Roof}(n) = \min_{i} \left(nP_{ECM}^{L1}, \frac{b_{S}^{i}(n)}{B_{C}^{i}} \right)$$

Roofline \approx ECM if:

- $T_{core} \gg T_{data}$: non-overlapping data transfers are insignificant or
- Loop kernel is similar to streaming benchmark used to obtain $b_{S}^{i}(n)$

How do we get the numbers?



- In-core limitations
 - Throughput limits:µops, LD/ST, ADD/MULT per cycle
 - Pipeline depths
- Cache hierarchy
 - ECM: Cycles per CL transfer
 - RL: measured max bandwidths for all cache levels, core counts
- Memory interface
 - ECM: measured saturated BW
 - RL: measured max bandwidths for all core counts



2D 5-PT JACOBI STENCIL (DOUBLE PRECISION)



Unit of work (1 CL): 8 LUPs

Data transfer per unit:

- 5 CL if layer condition violated in higher cache level
- 3 CL if layer condition satisfied



ECM Model for 2D Jacobi (AVX) on SNB 2.7 GHz

```
Radius-r stencil \rightarrow (2r+1) layers have to fit
                                                        Cache k has size C_k
for(j=1; j < Nj-1; ++j)</pre>
 for(i=1; i < Ni-1; ++i)
  b[j][i] = (a[ j ][i-1] + a[ j ][i+1]
            + a[j-1][ i ] + a[j+1][ i ] ) * s;
                                                        2D 5-pt: r = 1
```

ayer condition:
$$2r + 1) \cdot N_i \cdot 8 \text{ B} < \frac{C_k}{2}$$

LC	ECM Model [cy]	prediction [cy]	P ^{mem} [MLUPS	$S_{j} N_{i} < $	n _S
L1	$\{6 \ 8 6 6 13 \}$	$\{8 \rceil 14 \rceil 20 \rceil 33\}$	659	683	3
L2	$\{6 \ 8 10 6 13\}$	$\{8 \rceil 18 \rceil 24 \rceil 37\}$	587	5461	3
L3	$\{6 \ 8 10 10 13 \}$	$\{8 \rceil 18 \rceil 28 \rceil 41\}$	529	436900	4
	$\{6 \ 8 10 10 22 \}$	$\{8 \rceil 18 \rceil 28 \rceil 50\}$	438	N/A	3

LC = layer condition satisfied in ...

2D 5-pt serial in-memory performance and layer conditions





2D 5-pt: impact of inner loop blocking on SNB



2D 5-pt: Why outer loop blocking?



╔┎╔═

2D 5-pt multi-core scaling



Modified layer condition for static work-sharing of outer loop:

$$(2r+1) \cdot b_i \cdot n_{threads} \cdot 8 \text{ B} < \frac{C_k}{2}$$

2D 5-pt spatial blocking variants & saturation





3D RANGE-2 STENCIL "UXX" (SINGLE & DOUBLE PRECISION)



```
#pragma omp parallel for private(d) schedule(static)
for(int k=2; k<=N-1; k++){
  for(int j=2; j<=N-1; j++){
    d = 0.25*(d1[ k ][j][i] + d1[ k ][j-1][i]
        + d1[k-1][j][i] + d1[k-1][j-1][i]);
    u1[k][j][i] = u1[k][j][i] + (dth/d)
        *( c1 *(xx[ k ][ j ][ i ]-xx[ k ][ j ][i-1])
        + c2 *(xx[ k ][ j ][i+1]-xx[ k ][ j ][i-2])
        + c1 *(xy[ k ][ j ][ i ]-xy[ k ][j-1][ i ])
        + c2 *(xx[ k ][ j ][ i ]-xy[ k ][j-1][ i ])
        + c2 *(xx[ k ][ j ][ i ]-xx[ k ][ j ][i-2])
        + c1 *(xy[ k ][ j ][ i ]-xy[ k ][j-2][ i ])
        + c1 *(xz[ k ][ j ][ i ]-xz[k-1][ j ][ i ])
        + c2 *(xx[ k ][ j ][ i ]-xz[k-1][ j ][ i ]));</pre>
```

}}}}



Uxx stencil layer conditions (outer levels only)







Uxx stencil ECM analysis

Apply L3 blocking of *j* loop according to layer condition (problem size $N_i \times N_j \times N_k$):

$$(4+2) \cdot N_i \cdot b_j \cdot n_{threads} \cdot \left\{ \begin{array}{c} 4 \text{ B}(\text{SP}) \\ 8 \text{ B}(\text{DP}) \end{array} \right\} < \frac{C_3}{2}$$

version	ECM model [cy]	prediction [cy]
DP	$\{84 38 20 20 26\}$	{84] 84] 84] <mark>104</mark> }
SP	$\{45 \ 38 20 20 26\}$	{45] 58] 78] 104 }
DP noDIV	$\{41 \ 38 20 20 26\}$	{41] 5 8] 7 8] 1 04}

Consequences:

- No use in removing DIV from loop in DP for in-memory case
- No actual DIV in code for SP (compiler employs rcpps + NR)
- Temporal blocking not much use for serial, but makes the code scalable!

Uxx performance and scaling on SNB and IVB



3D LONG-RANGE STENCIL (SINGLE PRECISION)



#pragma omp parallel for for(int k=4; k < N-4; k++) { for(int j=4; j < N-4; j++) { for(int i=4; i < N-4; i++) { float lap = c0 * %V%[k][j][i] + c1 * (V[k][j][i+1]+ V[k][j][i-1]) + c1 * (V[k][j+1][i]+ V[k][j-1][i]) + c1 * (V[k][j+1][i]+ V[k][j-1][i]) + c1 * (V[k+1][j][i]+ V[k-1][j][i]) ... + c4 * (V[k][j][i+4]+ V[k][j][i-4]) + c4 * (V[k][j+4][i]+ V[k][j-4][i]) + c4 * (V[k+4][j][i]+ V[k-4][j][i]);

U[k][j][i] = 2.f * V[k][j][i] - U[k][j][i] + ROC[k][j][i] * lap; Source: http://goo.gl/dqOlnI



}}

3D long-range SP stencil ECM model

Layer condition in L3 at problem size $N_i \times N_j \times N_k$:

$$9 \cdot N_i \cdot b_j \cdot n_{threads} \cdot 4 \text{ B} < \frac{C_3}{2}$$



Consequences:

- Temporal blocking will not yield substantial speedup
- Improve low-level code first (semi-stencil...?)

3D long-range SP stencil results (SNB)



Summary & outlook

- ECM can
 - predict single-core performance and scaling behavior of streaming kernels
 - predict the impact of intended optimizations and code changes
 - be more accurate than Roofline but (in principle) requires less phenomenological input
- ECM has problems with
 - reproducing scaling behavior near saturation
 - extremely tight kernels on fast memory interfaces (too optimistic)
 - > Possible refinement: latency penalties
- Approach to automating Roofline/ECM modeling: kerncraft <u>https://github.com/cod3monk/kerncraft</u>





ERLANGEN REGIONAL COMPUTING CENTER





DFG Priority Programme1648

KONWIHR

Bavarian Network for HPC

Thank You.

Holger Stengel Julian Hammer Jan Treibig Gerhard Wellein

