MULTICORE ARCHITECTURES

Georg Hager, Jan Treibig, Gerhard Wellein
DIMACS Workshop on Multicore and Cryptography
July 21, 2014
Stevens Institute of Technology, Hoboken, NJ
A conversation

From a student seminar on “Efficient programming of modern multi- and manycore processors”

**Student:** I have implemented this algorithm on the GPGPU, and it solves a system with 26546 unknowns is 0.12 seconds, so it is really fast.

**Me:** What makes you think that 0.12 seconds is fast?

**Student** *(very confident):* It is fast because my baseline C++ code on the CPU is about 20 times slower.
High performance computing is computing at a bottleneck

This does not mean that there is no faster way to solve the problem!
INTRODUCTION: MODERN COMPUTER ARCHITECTURE

The stored program computer and its inherent bottlenecks
Computer Architecture

The evil of hardware optimizations

- Provide improvements for relevant software
  - What are the technical opportunities?
  - Economical concerns
  - Multi-way special purpose

What is your relevant aspect of the architecture?

Stored program computer: Flexible, but optimization is hard!

Architect’s view: Make the common case fast!

EDSAC 1949
Hardware-Software Co-Design?

*From algorithm to execution*

The machine view:

ISA (Machine code)

The user’s view:

Algorithm

Programming language

Compiler

Libraries

Hardware = Black Box
Basic Resources

*Instruction throughput and data movement*

1. Instruction execution

   This is the primary resource of the processor. All efforts in hardware design are targeted towards increasing the instruction throughput.

   Instructions are the concept of “work” as seen by processor designers. Not all instructions count as “work” as seen by application developers!

Example: Adding two arrays

```fortran
do i=1, N
   A(i) = A(i) + B(i)
enddo
```

**Processor work:**
- LOAD r1 = A(i)
- LOAD r2 = B(i)
- ADD r1 = r1 + r2
- STORE A(i) = r1
- INCREMENT i
- BRANCH \(\rightarrow\) top if \(i < N\)

**User work:**
- \(N\) ops (ADDs)
Basic Resources
*Instruction throughput and data movement*

2. **Data transfer**
   Data transfers are a consequence of instruction execution and therefore a secondary resource. Maximum bandwidth is determined by the request rate of executed instructions and technical limitations (bus width, speed).

Example: Adding two arrays

```plaintext
do i=1, N
    A(i) = A(i) + B(i)
enddo
```

**Data transfers:**
- 8 byte: `LOAD r1 = A(i)`
- 8 byte: `LOAD r2 = B(i)`
- 8 byte: `STORE A(i) = r2`

*Sum: 24 byte*

Crucial question: *What is the bottleneck?*
- Data transfer?
- Code execution?
INTRODUCTION: MODERN COMPUTER ARCHITECTURE

Multi-cores – where and why
Moore’s law

1965: G. Moore claimed transistors on “microchip” doubles every 12-24 months.

Intel Sandy Bridge EP: 2.3 Billion
Nvidia Kepler: 7 Billion

Transistor count doubling every two years

Moore’s law: faster cycles and beyond

Moore’s law $\rightarrow$ transistors are getting smaller $\rightarrow$ run them faster
Faster clock speed $\rightarrow$ Higher Throughput (Ops/s)

Increasing transistor count and clock speed allows / requires architectural changes:
- Pipelining
- Superscalarity
- SIMD / Vector ops
- Multi-Core/Threading
- Complex on-chip caches

![Graph showing Intel x86 clock speed and power dissipation over years.](image)
Multi-Core: Intel Xeon 2600 (2012)

Xeon 2600 “Sandy Bridge EP”:
8 cores running at 2.7 GHz (max 3.2 GHz)

Simultaneous Multithreading
→ reports as 16-way chip

2.3 Billion Transistors / 32 nm

Die size: 435 mm²

2-socket server
In-core code execution
Basics of superscalar pipelined execution

Instruction-level parallelism (ILP)

- (Almost) all execution units are pipelined
  - Throughput: minimum cycles per retired instruction
  - Latency: cycles for a single instruction end-to-end
  - Dependencies → stalls (“bubbles”)
- Multiple pipelines can work in parallel
  - “Superscalarity”
  - Maximum sustained throughput may be a bottleneck
- Out-of-order execution can automatically fill bubbles
  - Instructions executed when operands are available
- Hyperthreading (SMT) may do the same
  - Independent threads on same core may fill each other’s bubbles
Core details: SIMD processing

- Single Instruction Multiple Data (SIMD) operations allow the concurrent execution of the same operation on “wide” registers
- x86 SIMD instruction sets: SSE (128 bit), AVX (256 bit)
- SIMD implements in-core data parallelism → fewer instructions for the same amount of work

Scalar execution:
\[ \text{ADD} [R0,R1] \rightarrow R2 \]

SIMD execution:
\[ \text{V64ADD} [R0,R1] \rightarrow R2 \]
Caches help with getting instructions and data to the CPU “fast”

→ How does data travel from memory to the CPU and back?

- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
  → CL transfer required

Example: Array copy \( A(:) = C(:, :)) \)
Multiple cores and the memory bottleneck

Cache-coherent Non-Uniform Memory Architecture (ccNUMA)

Multi-socket servers: scalable bandwidth at the price of ccNUMA architectures → Where does my data finally end up?

Memory Interface

Memory
Parallel resources:
- Execution/SIMD units
- Cores
- Inner cache levels
- Sockets / ccNUMA domains
- Multiple accelerators

Shared resources:
- Outer cache level per socket
- Memory bus per socket
- Intersocket link
- PCIe bus(es)
- Other I/O resources

Which of these resources are critical for your code?
The Roofline Model
Prelude: Modeling customer dispatch in a bank

Rrevolving door throughput:
\( b_S \text{ [customers/sec]} \)

Processing capability:
\( P_{\text{max}} \text{ [tasks/sec]} \)

Intensity:
\( I \text{ [tasks/customer]} \)
Prelude: Modeling customer dispatch in a bank

How fast can tasks be processed? \( P [\text{tasks/sec}] \)

The bottleneck is either

- The service desks (max. tasks/sec): \( P_{\text{max}} \)
- The revolving door (max. customers/sec): \( I \cdot b_S \)

\[
P = \min(P_{\text{max}}, I \cdot b_S)
\]

This is the “Roofline Model”

- High intensity: \( P \) limited by “execution”
- Low intensity: \( P \) limited by “bottleneck”

The model is \textbf{optimistic} – \( P \) is like “lightspeed”!
The Roofline Model\textsuperscript{1,2}

*Loop-based performance modeling*

1. \( P_{\text{max}} \) = Applicable peak performance of a loop, assuming that data comes from L1 cache (this is not necessarily \( P_{\text{peak}} \))

2. \( I \) = Computational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
   - Code balance \( B_C = I^{-1} \)

3. \( b_S \) = Applicable peak bandwidth of the slowest data path utilized

Expected performance:

\[
P = \min(P_{\text{max}}, I \cdot b_S)
\]

\textsuperscript{1} W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. (2000)

Aplying the Roofline Model

1. Identify the time-consuming loop constructs in your code (profiling)

2. Define a suitable metric for “work” and determine $P_{\text{max}}$

3. Answer the question “What part of the data comes from where?”

4. Identify the relevant data transfer bottleneck in the memory hierarchy & determine $I$

5. Apply $P = \min(P_{\text{max}}, I \cdot b_S)$

$$P = \min\left(1.5 \frac{\text{G subst.}}{s}, \frac{1 \text{ subst.}}{32 \text{ byte}} \cdot 8 \frac{\text{GByte}}{s}\right) = 0.25 \frac{\text{G subst.}}{s}$$
Shortcomings and limitations of the Roofline Model

- All data accesses are assumed to come at no latency cost – bandwidth is the only limitation
  - Erratic/indexed data access may break this assumption
- Data transfers and computation overlap perfectly
  - Good assumption for multi-core, not true for single core
- Relevant data paths can be saturated (used with full bandwidth)
  - Good assumption for multi-core and main memory. Not so good for caches and single-core

\[ A(\cdot) = B(\cdot) + C(\cdot) \times D(\cdot) \]

Factors to consider in the Roofline Model

Bandwidth-bound (simple case)
- Accurate traffic calculation (write-allocate, strided access, …)
- Practical ≠ theoretical BW limits
- Erratic access patterns

Core-bound (may be complex)
- Multiple bottlenecks: LD/ST, arithmetic, pipelines, SIMD, execution ports
- Limit is linear in # of cores

[Graphs showing the Roofline Model for Bandwidth-bound and Core-bound cases]
Complexities of in-core execution

Possible bottlenecks:

- L1 Icache (LD/ST) bandwidth
- Decode/retirement throughput
- Port contention (direct or indirect)
- Arithmetic pipeline stalls (dependencies)
- Overall pipeline stalls (branching)
- L1 Dcache bandwidth (LD/ST throughput)
- Scalar vs. SIMD execution
- ...

- Register pressure
- Alignment issues
Typical code optimizations in the Roofline Model

1. Hit the BW bottleneck by good serial code
2. Increase intensity to make better use of BW bottleneck
3. Increase intensity and go from memory-bound to core-bound
4. Hit the core bottleneck by good serial code
5. Shift $P_{\text{max}}$ by accessing additional hardware features (e.g., SIMD)
Why building models? An example from physics

Newtonian mechanics

\[ \vec{F} = m\vec{a} \]

Fails @ small scales!

Nonrelativistic quantum mechanics

\[ i\hbar \frac{\partial}{\partial t} \psi(\vec{r}, t) = H\psi(\vec{r}, t) \]

Fails @ even smaller scales!

Relativistic quantum field theory

\[ U(1)_Y \otimes SU(2)_L \otimes SU(3)_c \]

Consequences

- If models fail, we learn more
- A simple model can get us very far before we need to refine
Essentially, all models are wrong, but some are useful.