ERLANGEN REGIONAL COMPUTING CENTER



The curses and blessings of analytic performance modeling

Georg Hager Erlangen Regional Computing Center (RRZE), Erlangen, Germany

PPAM'2017, The 12th International Conference on Parallel Processing and Applied Mathematics September 10-13, 2017, Lublin, Poland



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

Motivation

Analytic performance modeling:

Constructing a simplified model for the interaction between software and hardware in order to understand lowest-order performance behavior

- Basic questions addressed by analytic performance models
 - What is the bottleneck?
 - What is the next bottleneck after optimization?
 - Impact of processor frequency and socket scalability → energy efficiency
- What if the model fails?
 - We learn something
 - We may still be able to use the model in a less predictive way



"Black box" vs. "white box" models



September 13, 2017 |

PPAM 2017 Georg Hager

Getting a little more specific

What data/knowledge can a model be based on?

- Only documented hardware properties 1. + hypotheses
 - Purely analytic model
- 2. Hardware properties + (some) microbenchmark results + hypotheses
 - (Partly) phenomenological model
- Measured performance/speedup data 3. + hypotheses
 - Curve-fitting analytic model



white



Examples for white-/gray-box models





An example from physics





[FF 🖻 🖃

Models and insights



"IF THE MODEL DOES NOT WORK, WE LEARN SOMETHING"



Three examples



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

September 13, 2017 | PPAM 2017 | Georg Hager

Example: The Haswell port 7 AGU mystery

- Schönauer Vector Triad A(:)=B(:)+C(:)*D(:)
- Haswell Xeon E5 core



• Expectation: 8 iterations in 3 cycles $\rightarrow P_{\text{max}} = 12.26 \text{ GF/s} @ 2.3 \text{ GHz}$

Generated assembly code (Intel V16up4)

- Perfect code" at first sight
- Compiler only uses complex addressing mode
- Expected performance limit from port model:
 P_{max} = 12.3 GFlop/s

```
vmovupd (%r12,%r10,8),%ymm2
vmovupd 0x20(%r12,%r10,8),%ymm4
vmovupd 0x40(%r12,%r10,8),%ymm6
vmovupd 0x60(%r12,%r10,8),%ymm8
vmovupd (%r15,%r10,8),%ymm1
vmovupd 0x20(%r15,%r10,8),%ymm3
vmovupd 0x40(%r15,%r10,8),%ymm5
vmovupd 0x60(%r15,%r10,8),%ymm7
vfmadd213pd (%rsi,%r10,8),%ymm1,%ymm2
vfmadd213pd 0x20(%rsi,%r10,8),%ymm3,%ymm4
vfmadd213pd 0x40(%rsi,%r10,8),%ymm5,%ymm6
vfmadd213pd 0x60(%rsi,%r10,8),%ymm7,%ymm8
vmovupd %ymm2,0x0(%r13,%r10,8)
vmovupd %ymm4,0x20(%r13,%r10,8)
vmovupd %ymm6,0x40(%r13,%r10,8)
vmovupd %ymm8,0x60(%r13,%r10,8)
       $0x10,%r10
add
       %r9,%r10
cmp
jb
       4016a0 <do triad +0x360>
```

"If the model does not work, we learn something"



Example: Weird scaling behavior of a stencil code

```
double precision, dimension(1:imax,1:kmax,0:1) :: phi
integer :: t0,t1
t0 = 0; t1 = 1
!$OMP PARALLEL PRIVATE(it)
  do it = 1, itmax
!$OMP DO SCHEDULE(STATIC)
    do k = 2, kmax - 1
      do i = 2, imax-1
         phi(i,k,t1) = (phi(i+1,k,t0) + phi(i-1,k,t0))
                        + phi(i, k+1, t0) + phi(i, k-1, t0) ) * 0.25d0
      enddo
    enddo
!$OMP END DO
!$OMP SINGLE
    i = t0; t0 = t1; t1 = i
!$OMP END SINGLE
 enddo
!$OMP END PARALLEL
```





Scaling behavior changes with inner dimension



Intel Broadwell Xeon E5 non-CoD Working set 1 GiB





Solution: layer conditions!





╔┎┲═

Validating the LC hypothesis





CH-ALEXANDER

Another riddle

https://blogs.fau.de/hager/archives/7810



FROM ROOFLINE TO ECM



Node-level white-/gray-box analytic modeling



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

September 13, 2017 | PPAM 2017 | Georg Hager

Lowest order model: Roofline model (RLM)

Williams, Waterman, Patterson (2009), DOI: <u>10.1145/1498765.1498785</u>

Limited resources impose upper (lower) performance (runtime) limits



Next to lowest order: Execution Cache Memory (ECM) Model

Simple bottleneck picture does not hold for non-overlap scenarios: \rightarrow ECM single core model for Intel x86 architectures



 $\{T_{OL} \parallel T_{nOL} \mid T_{L1L2} \mid T_{L2L3} \mid T_{L3Mem}\} \xrightarrow{prediction} \{\max(T_{OL}, T_{nOL}) \mid \max(T_{OL}, T_{nOL} + T_{L1L2}) \mid \dots\}$





What about multiple cores?

Main assumption: Performance scaling is linear until a bandwidth bottleneck (b_S) is hit

Performance vs. cores (Memory BN):

$$P(n) = \min\left(nP(1), \frac{b_S^{Mem}}{B_C^{Mem}}\right)$$

Number of cores at saturation:

$$n_{S} = \left[\frac{b_{S}/B_{C}}{P(1)}\right] = \left[\frac{T_{ECM}^{Mem}}{T_{L3Mem}}\right]$$

Example:

 $\{8 \| 6 | 9 | 9 | 19 \}$ cy, $\{8 \| 15 \| 24 \| 43 \}$ cy $\Rightarrow n_S = \left| \frac{43}{19} \right| = 3$



Predictive modeling: ECM Model for 2D 5-pt w/AVX on SNB 2.7 GHz



 $\{8 | 18 | 28 | 41\}$

{8]18]28]50}



ns

3

3

4

3

436900

N/A

LC = layer condition satisfied in ...

 $\{6 \| 8 | 10 | 10 | 13 \}$

 $\{6 \| 8 \| 10 \| 10 \| 22\}$



L3

529

438

2D 5-pt serial in-memory performance and layer conditions



H. Stengel, J. Treibig, G. Hager, and G. Wellein: *Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model*. Proc. <u>ICS15</u>, the 29th International Conference on Supercomputing, June 8-11, 2015, Newport Beach, CA. <u>DOI: 10.1145/2751205.2751240</u>.





Kerncraft







Machine File

```
model type: Intel Core SandyBridge EP processor
model name: Intel(R) Xeon(R) CPU E5-2680 0 @ 2.70GHz
clock: 2.7 GHz
sockets: 2
cores per socket: 8
threads per core: 2
cacheline size: 64 B
micro-architecture: SNB
FLOPs per cycle: {SP: {total: 16, ADD: 8, MUL: 8}
                 DP: {total: 8, ADD: 4, MUL: 4}
overlapping ports: ["0", "0DV", "1", "2", "3", "4", "5"]
non-overlapping ports: ["2D", "3D"]
compiler: icc
compiler flags: [-03, -xAVX, -fno-alias]
memory hierarchy: [...]
benchmarks:
 kernels: [...]
 measurements: [...]
```





Machine File – Memory Hierarchy

```
memory hierarchy:
     - level: L1
      cache per group: {'sets': 64, 'ways': 8, 'cl size': 64, # 32 kB
                        'replacement policy': 'LRU', 'write allocate': True, 'write back': True,
                        'load from': 'L2', 'store to': 'L2'}
      cores per group: 1
      threads per group: 2
      groups: 16
      cycles per cacheline transfer: 2
    - level: L2
      cache per group: {'sets': 512, 'ways': 8, 'cl size': 64, # 256 kB
                        'replacement policy': 'LRU', 'write allocate': True, 'write back': True,
                        'load from': 'L3', 'store to': 'L3'}
      cores per group: 1
      threads per group: 2
      groups: 16
      cycles per cacheline transfer: 2
    - level: L3
      cache per group: {'sets': 20480, 'ways': 16, 'cl size': 64, # 20 MB
                        'replacement policy': 'LRU', 'write allocate': True, 'write back': True}
      cores per group: 8
      threads per group: 16
      groups: 2
      cycles per cacheline transfer: null
    - level: MEM
      cores per group: 8
      threads per group: 16
```

[...]



Machine File – Benchmark Infos

```
[...]
```

```
benchmarks:
 kernels:
    copy:
      FLOPs per iteration: 0
      read streams: {bytes: 8.00 B, streams: 1}
      read+write streams: {bytes: 0.00 B, streams: 0}
     write streams: {bytes: 8.00 B, streams: 1}
    daxpy:
      FLOPs per iteration: 2
      read streams: {bytes: 16.00 B, streams: 2}
      read+write streams: {bytes: 8.00 B, streams: 1}
      write streams: {bytes: 8.00 B, streams: 1}
    load:
     FLOPs per iteration: 0
      read streams: {bytes: 8.00 B, streams: 1}
      read+write streams: {bytes: 0.00 B, streams: 0}
      write streams: {bytes: 0.00 B, streams: 0}
    triad:
     FLOPs per iteration: 2
      read streams: {bytes: 24.00 B, streams: 3}
      read+write streams: {bytes: 0.00 B, streams: 0}
      write streams: {bytes: 8.00 B, streams: 1}
    update:
      FLOPs per iteration: 0
      read streams: {bytes: 8.00 B, streams: 1}
      read+write streams: {bytes: 8.00 B, streams: 1}
      write streams: {bytes: 8.00 B, streams: 1}
 measurements: [...]
```



Machine File – Benchmark Results

```
benchmarks:
 kernels: [...]
 measurements:
   L1:
     1:
        cores: [1, 2, 3, 4, 5, 6, 7, 8]
        results:
          copy: [81.98 GB/s, 163.75 GB/s, 245.62 GB/s, 327.69 GB/s, 409.41 GB/s,
                 489.83 GB/s, 571.67 GB/s, 653.50 GB/s]
          daxpy: [71.55 GB/s, 143.01 GB/s, 214.86 GB/s, 286.26 GB/s, 355.60 GB/s,
                  426.71 GB/s, 497.45 GB/s, 568.97 GB/s]
        size per core: [16.00 kB, 16.00 kB, 16.00 kB, 16.00 kB, 16.00 kB, 16.00 kB,
                        16.00 kB, 16.00 kB]
        size per thread: [16.00 kB, 16.00 kB, 16.00 kB, 16.00 kB, 16.00 kB, 16.00 kB,
                          16.00 kB, 16.00 kB]
        threads: [1, 2, 3, 4, 5, 6, 7, 8]
        threads per core: 1
        total size: [16.00 kB, 32.00 kB, 48.00 kB, 64.00 kB, 80.00 kB, 96.00 kB,
                     112.00 kB, 128.00 kB]
   MEM:
     1:
        cores: [1, 2, 3, 4, 5, 6, 7, 8]
        results:
          copy: [11.60 GB/s, 21.29 GB/s, 25.94 GB/s, 27.28 GB/s, 27.47 GB/s, 27.36
              GB/s, 27.21 GB/s, 27.12 GB/s
```



Kerncraft – Output

ECM model: { $T_{OL} || T_{nOL} || T_{L1-L2} || T_{L2-L3} || T_{L3-MEM}$ }

\$ kerncraft --machine snb.yaml 2d-5pt.c --pmodel ECM -D N 5000 -D M 500

kernels/2d-5pt.c

{ 9.0 || 8.0 | 10 | 6 | 12.74 } = 36.74 cy/CL{ 9.0 \ 18.00 \ 24.00 \ 36.74 } cy/CL saturating at 3 cores

\$

\$ kerncraft --machine snb.yaml 2d-5pt.c --pmodel Roofline --unit cy/CL -D N 5000 -D M 500

kernels/2d-5pt.c

Cache or mem bound with 1 core(s) 29.79 cy/CL due to L3-MEM transfer bottleneck (bw from copy benchmark) Arithmetic Intensity: 0.17 FLOP/b

\$





Kerncraft – Results





Kerncraft – Results





Kerncraft – Spatial Blocking



So the problem is solved, or is it not?

- We would really like to see (some of) this in compilers
 - Work in progress (LLVM)
 - Problem/block sizes unknown at compile time
- IACA is a closed-source, Intel-only, unclear-future component
 - Work in progress (OS-ACA)
- Deriving machine models from automated benchmarks is dangerous
 - Compiler is an unpredictable component
- How to validate?
 - Kerncraft "Benchmark" mode
 - Hard to do within a compiler
- Coupling with energy model?
 - See references
 - Manual checking is mandatory

ERLANGEN REGIONAL COMPUTING CENTER







Bavarian Network for HPC

Thank You.

Julian Hammer Holger Stengel Jan Eitzinger Gerhard Wellein



Further pointers

- (Semi-) Automatic modeling of streaming kernels with Kerncraft
 - <u>https://github.com/RRZE-HPC/kerncraft</u>
- LIKWID toolkit for HPM measurements (and much more)
 - <u>https://github.com/RRZE-HPC/likwid</u>
- Layer condition and block size calculator for stencil codes
 - https://rrze-hpc.github.io/layer-condition/
- Girih test harness for temporally blocked stencil algorithms
 - https://github.com/ecrc/girih



Further references

- J. Treibig and G. Hager: Introducing a Performance Model for Bandwidth-Limited Loop Kernels. Proceedings of the Workshop "Memory issues on Multi- and Manycore Platforms" at PPAM 2009, the 8th International Conference on Parallel Processing and Applied Mathematics, Wroclaw, Poland, September 13-16, 2009. Lecture Notes in Computer Science Volume 6067, 2010, pp 615-624.
 DOI: 10.1007/978-3-642-14390-8_64 (2010).
- J. Treibig, G. Wellein and G. Hager: *Efficient multicore-aware parallelization strategies for iterative stencil computations*. Journal of Computational Science 2, 130-137 (2011).
 <u>DOI: 10.1016/j.jocs.2011.01.010</u>
- G. Hager, J. Treibig, J. Habich, and G. Wellein: *Exploring performance and power properties of modern multicore chips via simple machine models*. Concurrency and Computation: Practice and Experience, <u>DOI: 10.1002/cpe.3180</u> (2013).
- M. Wittmann, G. Hager, T. Zeiser, J. Treibig, and G. Wellein: *Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations.* Concurrency and Computation: Practice and Experience 28(7), 2295-2315 (2015).
 <u>DOI: 10.1002/cpe.3489</u>
- T. M. Malas, G. Hager, H. Ltaief, and D. E. Keyes: *Multi-dimensional intra-tile parallelization for memory-starved stencil computations*. Accepted for publication in ACM Transactions on Parallel Computing. Preprint: <u>arXiv:1510.04995</u>



Further references

- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
 DOI: 10.1142/S0129626410000296
- J. Treibig, G. Hager, H. G. Hofmann, J. Hornegger, and G. Wellein: *Pushing the limits for medical image reconstruction on recent standard multicore processors*. International Journal of High Performance Computing Applications **27**(2), 162-177 (2013).
 <u>DOI: 10.1177/1094342012442424</u>
- T. M. Malas, G. Hager, H. Ltaief, H. Stengel, G. Wellein, and D. E. Keyes: *Multicore-optimized wavefront diamond blocking for optimizing stencil updates*. SIAM Journal on Scientific Computing **37**(4), C439-C464 (2015). DOI: 10.1137/140991133
- J. Hammer, G. Hager, J. Eitzinger, and G. Wellein: *Automatic Loop Kernel Analysis and Performance Modeling With Kerncraft*. Proc. <u>PMBS15</u>, in conjunction with <u>SC15</u>, November 16, 2015, Austin, TX. <u>DOI: 10.1145/2832087.2832092</u>
- J. Hammer, J. Eitzinger, G. Hager, and G. Wellein: *Kerncraft: A Tool for Analytic Performance Modeling of Loop Kernels*. Proc. IPTW 2016, the <u>10th International Parallel Tools Workshop</u>, October 4-5, 2016, Stuttgart, Germany.
 DOI: 10.1007/978-3-319-56702-0.1 Preprint: arXiv:1702.04653
 - DOI: <u>10.1007/978-3-319-56702-0_1</u>, Preprint: <u>arXiv:1702.04653</u>

