

The practitioner's cookbook for good parallel performance on multi- and manycore systems

Georg Hager and Gerhard Wellein


HPC Services, Erlangen Regional Computing Center (RRZE)

SC12 Full-Day Tutorial November 12, 2012 Salt Lake City, Utah



The Plan





SC12 Tutorial



2x ~45 minutes

- Before lunch
- Before end of tutorial

Technical prerequisites for participants

- Laptop with stable wireless connection
- SSH client
- If you cannot cope with vi: An X server on your laptop
- Each participant will receive a personal user account on the main compute cluster "LiMa" of RRZE at the University of Erlangen, Germany
- Linux skills required
- Details (login procedures, exercises,...) at

http://moodle.rrze.uni-erlangen.de/moodle/course/view.php?id=256&username=guest&password=guest


http://goo.gl/iJ55s





The Plan









Multicore processor and system architecture

Basics



SC12 Tutorial






But: P=5 GF/s (dp) for serial, non-SIMD code



Yesterday (2006): Dual-socket Intel "Core2" node:




Uniform Memory Architecture (UMA)

Flat memory ; symmetric MPs

But: system "anisotropy"


Today: Dual-socket Intel (Westmere) node:



Cache-coherent Non-Uniform Memory Architecture (ccNUMA)

HT / QPI provide scalable bandwidth at the price of ccNUMA architectures: *Where does my data finally end up?*

On AMD it is even more complicated \rightarrow ccNUMA within a socket!




4 socket server:

→ 8 NUMA domains


WHY? → Shared resources are hard two scale: 2 x 2 memory channels vs. 1 x 4 memory channels per socket

rr 🖻 🖃

• Up to 16 cores (8 Bulldozer modules) in a single socket







- Two 8- (integer-) core chips per socket @ 2.3 GHz (3.3 @ turbo)
- Separate DDR3 memory interface per chip
 - ccNUMA on the socket!
- Shared FP unit per pair of integer cores ("module")
 - "256-bit" FP unit
 - SSE4.2, AVX, FMA4
- 16 kB L1 data cache per core
- 2 MB L2 cache per module
- 8 MB L3 cache per chip (6 MB usable)

Trading single thread performance for parallelism: *GPGPUs vs. CPUs*



GPU vs. CPU light speed estimate:

- 1. Compute bound: 2-5 X
- 2. Memory Bandwidth: 1-5 X



	Intel Core i5 – 2500 ("Sandy Bridge")	Intel Xeon E5-2680 DP node ("Sandy Bridge")	NVIDIA C2070 ("Fermi")
Cores@Clock	4 @ 3.3 GHz	2 x 8 @ 2.7 GHz	448 @ 1.1 GHz
Performance+/core	52.8 GFlop/s	43.2 GFlop/s	2.2 GFlop/s
Threads@stream	<4	<16	>8000
Total performance+	210 GFlop/s	691 GFlop/s	1,000 GFlop/s
Stream BW	18 GB/s	2 x 36 GB/s	90 GB/s (ECC=1)
Transistors / TDP	1 Billion* / 95 W	2 x (2.27 Billion / 130W)	3 Billion / 238 W
+ Single Precision * Includes on-chip GPU and PCI-Express Complete compute device			

SC12 Tutorial

Parallel programming models

on multicore multisocket nodes

Shared-memory (intra-node)

- Good old MPI (current standard: 2.2)
- OpenMP (current standard: 3.0)
- POSIX threads
- Intel Threading Building Blocks (TBB)
- Cilk++, OpenCL, StarSs,... you name it

Distributed-memory (inter-node)

- MPI (current standard: 2.2)
- PVM (gone)

Hybrid


- Pure MPI
- MPI+OpenMP
- MPI + any shared-memory model
- MPI (+OpenMP) + CUDA/OpenCL/...


All models require awareness of *topology* and *affinity* issues for getting best performance out of the machine!



Parallel programming models: *Pure MPI*








Parallel programming models:

Hybrid MPI+OpenMP on a multicore multisocket cluster







Warm-up example: A parallel histogram calculation

Simple issues when dealing with sharedmemory parallel code



- Compute simplified histogram (HIST(0:15)) of a (integer) random number generator: HIST(MODULO(RAND() , 16))
- Check if RAND() generates a homogeneous distribution: HIST(MODULO(RAND() , 16) = N/16 (N: random numbers generated)
- Architecture: Intel Xeon/Sandy Bridge 2.7 GHz (fixed clock speed)
- Compiler: Intel V12.1 (no inlining)
- Simple Random number generator (taken from man rand; there are much better ones...)

```
int myrand(unsigned long* next) {
    *next = *next * 1103515245 + 12345;
    return((unsigned)(*next/65536) % 32768);
}
```

Serial implementation and baseline



Computation

```
timing(&wcstart, &ct);
```

```
for(i=0; i<n_loop; ++i)
    hist[ RAND & 0xf]++;</pre>
```

timing(&wcend, &ct);

Serial baselines (N=10⁹)

RAND = myrand(&lseed)

Time =3.6 secs abserr = $3 * 10^{-6}$

Quality evaluation

```
double av=n_loop/16.0;
double abserr=0.0;
```

for(i=0; i<16; ++i) {
 err=(((double)hist[i])-av) /av);
 abserr=MAXIMUM(fabs(err,abserr)</pre>

Standard thread-safe random number generator

RAND = rand_r(&lseed)

Time =6.7 secs abserr =4 * 10⁻⁶

}



Just add a single OpenMP directive.....

Result Quality

Threads	abserr	Ba
2	~0.38	aseli
4	~0.61	line
8	~0.80	ယ္န
16	~0.89	3*10 ⁻⁶

Performance

Threads	Time	Bas
2	~20s	ase
4	~23s	eline:
8	~28s	
16	~105s	3.6s

```
lseed = 123;
for(i=0; i<16; ++i) hist[i]=0;</pre>
```

```
timing(&wcstart, &ct);
```

```
#pragma omp parallel for
for(i=0; i<n_loop; ++i) {
    hist[myrand(&lseed) & 0xf]++;
}</pre>
```

```
timing(&wcend, &ct);
```

Problem:

Uncoordinated concurrent updates of

- hist[] and lseed
- \rightarrow Runtime and result changes between runs



Result Quality

Threads	abserr	Bas
2	3 * 10 ⁻⁶	elin
4	3 * 10 ⁻⁶	ine:
8	3 * 10 ⁻⁶	3*10 ⁻⁶
16	3 * 10 ⁻⁶	0

Performance

Threads	Time	Bas
2	201s	ISe
4	221s	seline
8	217s	
16	427s	3 <u>6</u> 5

```
#pragma omp parallel for
for(i=0; i<n_loop; ++i) {
#omp critical{
    hist[myrand(&lseed) & 0xf]++;}
}</pre>
```

Result Quality: OK **Problem**:

Performance: ~50x-100x slower! Serialization and some (?) more overhead, e.g. "synchronization"



- Define a private lseed
- Only histogram update needs a #pragma omp critical

Result Quality

Threads	abserr	Bas
2	6 * 10 ⁻⁶	Ð
4	15 * 10 ⁻⁶	ine:
8	24 * 10-6	3*10-6
16	60 * 10 ⁻⁶	0-6

Performance

Threads	Time	Ba
2	191s	Se
4	201s	Baseline:
8	194s	: 3 <u>.</u> 6s
16	413s	6 S

#pragma omp parallel for &
 firstprivate(lseed)

```
for(i=0; i<n_loop; ++i) {
  value= myrand(&lseed) & 0xf;</pre>
```

```
#omp critical{ hist[value]++; }
```

}

Problem: Performance improves only marginally \rightarrow **critical** is still an issue!


Problem (?): Result Quality is slightly worse than baseline.





Use a shared scoreboard (hist_2D):

- Each thread writes to a separate column of length 16
- Sum up the numbers across each row to get the final hist[]



```
// additional shared array
// assuming 4 threads
hist_2D[16][4]=0;
```

```
#pragma omp parallel {
   threadID=omp_get_num_threads();
```

```
#pragma omp for firstprivate(lseed)
for(i=0; i<n_loop; ++i) {
   value= myrand(&lseed) & 0xf;
   hist 2D[value][threadID]++; }</pre>
```

```
#pragma omp critical
    hist[]+= hist_2D[][threadID]
}
```




Result Quality

Threads	abserr	Bas
2	6 * 10 ⁻⁶	Ð
4	15 * 10 ⁻⁶	line:
8	24 * 10 ⁻⁶	ယ *1
16	60 * 10 ⁻⁶	10 -6

Performance

Threads	Time	μ
2	11.7s	ase
4	9.3s	aseline:
8	6.6s	
16	19.3s	3 <u>6</u> 5

Performance improves 30x but still much slower than serial version ?!




Each thread writes frequently to every cache line of hist_2D → False Sharing

Excursion: Cache coherence protocol → False Sharing




Data in cache is only a copy of data in memory

- Multiple copies of same data on multiprocessor systems
- Cache coherence protocol/hardware ensure consistent data view
- Without cache coherence, shared cache lines can become clobbered: (Cache line size = 2 WORD; A1+A2 are in a single CL)






Cache coherence protocol must keep track of cache line status



- Use thread private histogram (hist_local[16]) for thread local computation & sum up all results at the end
- Result Quality

Threads	abserr	ц В В
2	6 * 10 ⁻⁶	Sel
4	15 * 10 ⁻⁶	eline
8	24 * 10-6	
16	60 * 10 ⁻⁶	3~70-0



```
#pragma omp parallel {
    int hist_local[16]=0;
```

```
#pragma omp for firstprivate(lseed)
for(i=0; i<n_loop; ++i) {
   value= myrand(&lseed) & 0xf;
   hist_local[value]++; }</pre>
```


```
#pragma omp critical
    hist[]+= hist_local[]
}
```


Performance: OK now – nice scaling **PROBLEM**: Quality still gets worse as number of threads increase?! Every thread does the same (**1seed** is the same!) → more threads less statistics





Use different seeds for each thread!





```
#pragma omp parallel {
    int hist_local[16]=0;
```

```
#pragma omp critical {
    int myseed = myrand(&seed); }
```

```
#pragma omp for firstprivate(lseed)
for(i=0; i<n_loop; ++i) {
   value= myrand( &myseed ) & 0xf;
   hist_local[value]++; }</pre>
```

```
#pragma omp critical
    hist[]+= hist_local[];
```

Result quality is slightly worse - we are doing different things than in the serial version.....

Performance on Multicore

}

Baseline: 3*10-6

PRO SMT

• Function evaluation is rather cheap \rightarrow calling overhead?!

CON SMT

Result quality may change

Result Quality

	W/O SMT	SMT
1 core	3 * 10 ⁻⁶	4 * 10 ⁻⁶
1 socket	10 * 10 ⁻⁶	10 * 10 ⁻⁶
1 node	10 * 10 ⁻⁶	20 * 10-6

- Performance benefit of SMT reduces if compiler inlines subroutine call
- See later for more info on SMT

Performance

	W/O SMT	SMT	Base
1 core	3.6s	2.2s	line
1 socket	0.44s	0.29s	
1 node	0.22s	0.14s	3.6s

FF2E

Get it correct first!

Race conditions, deadlocks...

Avoid complete serialization

Thread-local data


Avoid false sharing

- Proper shared array layout
- Padding

Parallel random numbers may be non-trivial

The Plan








Data access on modern processors

Characterization of memory hierarchies Balance analysis and light speed estimates Data access optimization

Latency and bandwidth in modern computer environments







SC12 Tutorial

Interlude: Data transfers in a memory hierarchy




- How does data travel from memory to the CPU and back?
- Example: Array copy A(:)=C(:)






- Report performance for different N
- Choose NITER so that accurate time measurement is possible
- This kernel is limited by data transfer performance for all memory levels on all current architectures!





STREAM benchmarks: Memory bandwidth on Cray XE6 Interlagos node





STREAM is the "standard" for memory **BW** comparisons


NT store variants save write allocate on stores \rightarrow 50% boost for copy, 33% for

STREAM BW is practical limit for all

SC12 Tutorial

The Plan






SC12 Tutorial



General remarks on the performance properties of multicore multisocket systems



Parallel and shared resources within a shared-memory node



How does your application react to all of those details?

The parallel vector triad benchmark (Near-)Optimal code on (Cray) x86 machines




```
call get walltime(S)
!$OMP parallel private(j)
do j=1,R
  if (N.ge.CACHE LIMIT) then
!DIR$ LOOP INFO cache nt(A)
!$OMP <del>parallel</del> do
    do i=1,N
                                          Large-N version
      A(i) = B(i) + C(i) * D(i)
    enddo
!$OMP end parallel do
  else
!DIR$ LOOP INFO cache(A)
!$OMP <del>parallel</del> do
    do i=1,N
                                          Small-N version
      A(i) = B(i) + C(i) * D(i)
                                          (standard stores)
    enddo
!$OMP end <del>parallel</del> do
  endif
  ! prevent loop interchange
  if(A(N2).lt.0) call dummy(A,B,C,D)
enddo
!$OMP end parallel
call get walltime(E)
```


"outer parallel": Avoid thread team restart at every workshared loop

(nontemporal stores)

SC12 Tutorial



SC12 Tutorial




The parallel vector triad benchmark

Intra-chip scaling on Cray XE6 Interlagos node



The parallel vector triad benchmark


Nontemporal stores on Cray XE6 Interlagos node





The parallel vector triad benchmark

Topology dependence on Cray XE6 Interlagos node



Inter-chip scaling on Cray XE6 Interlagos node 25000 OpenMP T=8 Memory Memory OpenMP T=16 OpenMP T=24 ιοιλ Ιυτειταce OpenMP T=32 20000 ۲S Performance [MFlop/s] CI CS CI CS CI CS C1 C2 C1 C2 C1 C2 C1 C2 15000 10|L1| L2 Memory Interfa Memory Interface Memory Memory 10000 sync overhead grows with core/chip count 5000 bandwidth scalability across memory 0 interfaces 10^{2} 10^{4} 10⁵ 10^{1} 10^{6} Loop length N

The parallel vector triad benchmark

SC12 Tutorial



Some data on synchronization overhead



!\$OMP PARALLEL ...

\$0MP BARRIER

!\$OMP DO

•••

!\$OMP ENDDO !\$OMP END PARALLEL Threads are synchronized at **explicit** AND **implicit** barriers. These are a main source of overhead in OpenMP progams.

Determine costs via modified OpenMP Microbenchmarks testcase (epcc)

On x86 systems there is no hardware support for synchronization!

- Next slide: Test OpenMP Barrier performance...
- for different compilers
- and different topologies:
 - shared cache
 - shared socket
 - between sockets
- and different thread counts
 - 2 threads
 - full domain (chip, socket, node)

Thread synchronization overhead on AMD Interlagos

OpenMP barrier overhead in CPU cycles



2 Threads	Cray 8.03	GCC 4.6.2	PGI 11.8	Intel 12.1.3
Shared L2	258	3995	1503	128623
Shared L3	698	2853	1076	128611
Same socket	879	2785	1297	128695
Other socket	940	2740 / 4222	1284 / 1325	128718

•••

Intel compiler barrier very expensive on Interlagos

OpenMP & Cray compiler 🙂

Full domain	Cray 8.03	GCC 4.6.2	PGI 11.8	Intel 12.1.3
Shared L3	2272	27916	5981	151939
Socket	3783	49947	7479	163561
Node	7663	167646	9526	178892

Thread synchronization overhead on Intel CPUs

pthreads vs. OpenMP vs. Spin loop



2 Threads		Q9550 (shared	l L2)	i7 920 (shared L3)							
pthreads_barrier_wait		2 :	3739		6511							
omp barrier gcc 4.3.3		22	2603		7333							
omp barrier icc 11.0		:	399			469						
Spin loop			231			270						
Nehalem 2 Threads	Sha	ared SMT th	eads	shared	I L3	different socket						
pthreads_barrier_wait		23352		479	6	49237						
omp barrier (icc 11.0)	/	2761		479)	1206						
Spin loop		17388	267 787									
pthreads → OS kernel				Syncing S	SMT tł	nreads is expensive						
Spin loop does fine for s	shar	ed cache sy		OpenMP	& Inte	el compiler 🙂						




Bandwidth saturation effects in cache and memory

A look at different processors

Bandwidth limitations: Main Memory

Scalability of shared data paths inside a NUMA domain (V-Triad)






Bandwidth limitations: Outer-level cache

Scalability of shared data paths in L3 cache







Affinity matters!

- Almost all performance properties depend on the position of
 - Data
 - Threads/processes
- Consequences
 - Know where your threads are running
 - Know where your data is
- Bandwidth bottlenecks are ubiquitous

- Synchronization overhead may be an issue
 - ... and also depends on affinity!



Case study: OpenMP-parallel sparse matrix-vector multiplication (part 1)

A simple (but sometimes not-so-simple) example for bandwidth-bound code and saturation effects in memory

Case study: Sparse matrix-vector multiply



- Important kernel in many applications (matrix diagonalization, solving linear systems)
- Strongly memory-bound for large data sets
 - Streaming, with partially indirect access:

```
!$OMP parallel do
do i = 1,Nr
do j = row_ptr(i), row_ptr(i+1) - 1
c(i) = c(i) + val(j) * b(col_idx(j))
enddo
enddo
!$OMP end parallel do
```


- Usually many spMVMs required to solve a problem
- Following slides: Performance data on one 24-core AMD Magny Cours node

Bandwidth-bound parallel algorithms: Sparse MVM



- Data storage format is crucial for performance properties
 - Most useful general format: Compressed Row Storage (CRS)
 - SpMVM is easily parallelizable in shared and distributed memory
- For large problems, spMVM is inevitably memory-bound
 - Intra-LD saturation effect on modern multicores

- MPI-parallel spMVM is often communication-bound
 - See later part for what we can do about this...




Application: Sparse matrix-vector multiply

Strong scaling on one XE6 Magny-Cours node



Case 1: Large matrix




Application: Sparse matrix-vector multiply

Strong scaling on one XE6 Magny-Cours node



Case 2: Medium size




Application: Sparse matrix-vector multiply

Strong scaling on one Magny-Cours node




Case 3: Small size



- If the problem is "large", bandwidth saturation on the socket is a reality
 - → There are "spare cores"
 - Very common performance pattern
- What to do with spare cores?
 - Let them idle → saves energy with minor loss in time to solution
 - Use them for other tasks, such as MPI communication

Can we predict the saturated performance?


- Bandwidth-based performance modeling!
- What is the significance of the indirect access?² Can it be modeled?
- Can we predict the saturation point?
 - ... and why is this important?





The Plan





SC12 Tutorial



Probing node topology

- Standard tools
- likwid-topology

Topology =

- Where in the machine does core #n reside? And do I have to remember this awkward numbering anyway?
- Which cores share which cache levels?
- Which hardware threads ("logical cores") share a physical core?
- Linux
 - cat /proc/cpuinfo is of limited use
 - Core numbers may change across kernels and BIOSes even on identical hardware
 - numactl --hardware prints ccNUMA node information
 - Information on caches is harder to obtain

\$ numactl	hardware
available: 4	nodes (0-3)
node 0 cpus:	0 1 2 3 4 5
node 0 size:	8189 MB
node 0 free:	3824 MB
node 1 cpus:	6 7 8 9 10 11
node 1 size:	8192 MB
node 1 free:	28 MB
node 2 cpus:	18 19 20 21 22 23
node 2 size:	8192 MB
node 2 free:	8036 MB
node 3 cpus:	12 13 14 15 16 17
node 3 size:	8192 MB
node 3 free:	7840 MB



Likwid Lightweight Performance Tools

- Lightweight command line tools for Linux
- Help to face the challenges without getting in the way
- Focus on X86 architecture
- Philosophy:
 - Simple
 - Efficient
 - Portable
 - Extensible



Open source project (GPL v2):

http://code.google.com/p/likwid/





- Based on cpuid information
- Functionality:
 - Measured clock frequency
 - Thread topology
 - Cache topology
 - Cache parameters (-c command line switch)
 - ASCII art output (-g command line switch)
- Currently supported (more under development):
 - Intel Core 2 (45nm + 65 nm)
 - Intel Nehalem + Westmere (Sandy Bridge in beta phase)
 - AMD K10 (Quadcore and Hexacore)
 - AMD K8
 - Linux OS

Output of likwid-topology -g

on one node of Cray XE6 "Hermit"

Sockets: 2 Cores per socket: 16 Threads per core: 1 HWThread Thread Core Socket 0 0 0 0 1 0 1 0 2 0 2 0 3 0 2 0 3 0 1 1 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1 I]				****	***	
Sockets: 2 Cores per socket: 16 Threads per core: 1	Hardware Thr	ead Topology				
Cores per socket: 16 Threads per core: 1 HWThread Thread Core Socket 0 0 0 0 0 1 0 1 0 2 0 2 0 3 0 3 0 [] 16 0 0 1 17 0 1 18 0 2 1 19 0 3 1 [] Socket 0: (0123456789101112131415) Socket 1: (1617181920212232425262728293031) 	*****	*****	*****	****	***	
Threads per core: 1 HWThread Thread Core Socket 0 0 0 0 1 0 1 0 2 0 2 0 3 0 2 0 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1 []	Sockets:	2				
HWThread Thread Core Socket 0 0 0 0 1 0 1 0 2 0 2 0 3 0 3 0 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1 []	Cores per so	cket: 16				
0 0 0 0 0 0 0 1 0 1 0 2 0 2 0 3 0 3 0 [] 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1] 	Threads per	core: 1				
1 0 1 0 2 0 2 0 3 0 3 0 [] 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1 [] 	HWThread	Thread	Core	Socket		
2 0 2 0 3 0 3 0 [] 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1] 	0	0	0	0		
3 0 3 0 [] 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1 [] 	1	0	1	0		
[] 16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1 [] 	2	0	2	0		
16 0 0 1 17 0 1 1 18 0 2 1 19 0 3 1 []	3	0	3	0		
17 0 1 1 18 0 2 1 19 0 3 1 [] 	[]					
<pre>18 0 2 1 19 0 3 1 [] </pre>	16	0	0	1		
19 0 3 1 [] 	17	0	1	1		
<pre> [] Socket 0: (0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15) Socket 1: (16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31) Cache Topology ************************************</pre>	18	0	2	1		
Socket 0: (0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15) Socket 1: (16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31) 	19	0	3	1		
<pre>Socket 1: (16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)</pre>	[]					
<pre>************************************</pre>						
Cache Topology ************************************	Socket 1: (16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 3	31)	
Cache Topology ************************************						
<pre>************************************</pre>	****	****	*****	****	r***	
<pre>************************************</pre>	Cache Topolo	av				
Size: 16 kB Cache groups: (0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(1))(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)	-		****	****	***	
Cache groups: (0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(1) (14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)	Level: 1					
Cache groups: (0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(3))(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)	Size: 16 k	в				
) (14) (15) (16) (17) (18) (19) (20) (21) (22) (23) (24)) (2) (3) (4) (5) (6)	(7)(8)	(9)(



Output of likwid-topology continued



Level: 2 Size: 2 MB Cache groups: (01)(23)(45)(67)(89)(1011)(1213)(1415)(1617)(18 19) (2021) (2223) (2425) (2627) (2829) (3031) _____ Level: 3 Size: 6 MB Cache groups: (01234567) (89101112131415) (1617181920212223) (242526 27 28 29 30 31) NUMA Topology NUMA domains: 4 _____ Domain 0: Processors: 0 1 2 3 4 5 6 7 Memory: 7837.25 MB free of total 8191.62 MB _____ Domain 1: Processors: 8 9 10 11 12 13 14 15 Memory: 7860.02 MB free of total 8192 MB _____ Domain 2: Processors: 16 17 18 19 20 21 22 23 Memory: 7847.39 MB free of total 8192 MB _____ Domain 3: Processors: 24 25 26 27 28 29 30 31 Memory: 7785.02 MB free of total 8192 MB ______

Output of likwid-topology continued



****** cket 0:		*****	**	*****	****	*****	***:	*****	***	******	***	****																			
16kB 	+ + + + + + 2ME	16kB	·+ · ·+ ·	16kB	-+ + -+ + 2MB	16kB	-+ · -+ ·	4 + 16kB +	 + + + + + +	5 	+ +- + +- + +- + +-	6 16kB		7 16kB 3	+ + + + + +	8 ++ 16kB ++ 2	 + +	9 + 16kB +	· + · + · + · +	10 16kB	 + + + + + + 2MB	11 + 16kB +	 + + + + + + + +	12 16kB	 + - + - 2ME	13 ++ 16kB ++ 3	· · · · · · · · · · · · · · · · · · ·	14 16kB	 -+ + -+ + 2ME	1 + + 16 + B	5 kB
 							6M	в						 	i	I						6	6MB								
16 	i i + +	17	 + -	18	· · ·	19	.+ .	20 +	 + +	21	 + +-	22	 + +	23	 +	24 ++	 +	25 +	 +	26	i i + +	27 +	 -	28	; ; ;	29 +	 + +	30	 + +	3 +	1
	+ +		+ -		+ +		- + -	+	+ +	+4	+ +-		+ +	16kB +	• +	++	+	+	• +	+	+ +	++	+ +		+ -	+4	+ +		-+ +	+	
+	2ME		Į.		2MB		 -+ -	· · · · · · · · · · · · · · · · · · ·	2ME		 + +-		2MB	+		+						+									
I							6M							+	• •	+ '							5MB								



Enforcing thread/process-core affinity under the Linux OS


Standard tools and OS affinity facilities under program control

likwid-pin

Motivation: STREAM benchmark on 12-core Intel Westmere







SC12 Tutorial

Generic thread/process-core affinity under Linux *Overview*



- taskset [OPTIONS] [MASK | -c LIST] \
 [PID | command [args]...]
- taskset binds processes/threads to a set of CPUs. Examples:

```
taskset 0x0006 ./a.out
taskset -c 4 33187
mpirun -np 2 taskset -c 0,2 ./a.out # doesn't always work
```

- Processes/threads can still move within the set!
- Alternative: let process/thread bind itself by executing syscall #include <sched.h> int sched_setaffinity(pid_t pid, unsigned int len, unsigned long *mask);
- Disadvantage: which CPUs should you bind to on a non-exclusive machine?
- Still of value on multicore/multisocket cluster nodes, UMA or ccNUMA



Complementary tool: numactl

Example: numactl --physcpubind=0,1,2,3 command [args] Bind process to specified physical core numbers

Example: numactl --cpunodebind=1 command [args] Bind process to specified ccNUMA node(s)

- Many more options (e.g., interleave memory across nodes)
 - \rightarrow see section on ccNUMA optimization
- Diagnostic command (see earlier): numactl --hardware
- Again, this is not suitable for a shared machine



Highly OS-dependent system calls

But available on all systems

```
Linux: sched_setaffinity(), PLPA (see below) → hwloc
Solaris: processor_bind()
Windows: SetThreadAffinityMask()
```

- Support for "semi-automatic" pinning in some compilers/environments
 - Intel compilers > V9.1 (KMP_AFFINITY environment variable)
 - PGI, Pathscale, GNU
 - SGI Altix dplace (works with logical CPU numbers!)
 - Generic Linux: taskset, numactl, likwid-pin (see below)

Affinity awareness in MPI libraries

- SGI MPT
- OpenMPI
- Intel MPI



If combined with OpenMP, issues may arise

Likwid-pin Overview




- Part of the LIKWID tool suite: <u>http://code.google.com/p/likwid</u>
- Pins processes and threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
 - Detects OpenMP implementation automatically
- Based on combination of wrapper tool together with overloaded pthread library
 → binary must be dynamically linked!
- Can also be used as a superior replacement for taskset

- Usage examples:
 - Physical numbering: likwid-pin -c 0,2,4-6 ./myApp parameters
 - Logical numbering (4 cores on socket 0) with "skip mask" specified: likwid-pin -s 3 -c S0:0-3 ./myApp parameters




Running the STREAM benchmark with likwid-pin:





- Core numbering may vary from system to system even with identical hardware
 - Likwid-topology delivers this information, which can then be fed into likwidpin
- Alternatively, likwid-pin can abstract this variation and provide a purely logical numbering (physical cores first)




Across all cores in the node:

OMP_NUM_THREADS=8 likwid-pin -c N:0-7 ./a.out

Across the cores in each socket and across sockets in each node: OMP_NUM_THREADS=8 likwid-pin -c S0:0-3@S1:0-3 ./a.out

Likwid-pin Using logical core numbering







- How do you manage affinity with MPI or hybrid MPI/threading?
- In the long run a unified standard is needed
- Till then, likwid-mpirun provides a portable/flexible solution
- The examples here are for Intel MPI/OpenMP programs, but are also applicable to other threading models

Pure MPI:

\$ likwid-mpirun -np 16 -nperdomain S:2 ./a.out


Hybrid:

\$ likwid-mpirun -np 16 -pin S0:0,1_S1:0,1 ./a.out

likwid-mpirun 1 MPI process per node



likwid-mpirun -np 2 -pin N:0-11 ./a.out



Intel MPI+compiler:


OMP_NUM_THREADS=12 mpirun -ppn 1 -np 2 -env KMP_AFFINITY scatter ./a.out

SC12 Tutorial

likwid-mpirun 1 MPI process per socket



likwid-mpirun -np 4 -pin S0:0-5_S1:0-5 ./a.out



Intel MPI+compiler:

```
OMP_NUM_THREADS=6 mpirun -ppn 2 -np 4 \
-env I_MPI_PIN_DOMAIN socket -env KMP_AFFINITY scatter ./a.out
```




- Iikwid-mpirun can optionally set up likwid-perfctr for you
- \$ likwid-mpirun -np 16 -nperdomain S:2 -perf FLOPS_DP \
 -marker -mpi intelmpi ./a.out
- likwid-mpirun generates an intermediate perl script which is called by the native MPI start mechanism
- According the MPI rank the script pins the process and threads
- If you use perfctr after the run for each process a file in the format Perf-<hostname>-<rank>.txt

Its output which contains the perfctr results.

 In the future analysis scripts will be added which generate reports of the raw data (e.g. as html pages)


The Plan





The Plan







Basic performance modeling and "motivated optimizations"

Machine and code balance Example: The Jacobi smoother

The Roofline Model

Balance metric: Machine balance



- The machine balance for data memory access of a specific computer is given by (architectural limitation) $B_m = \frac{b_s \,[\text{words/s}]}{P_{\text{max}} \,[\text{flops/s}]}$
- Bandwidth:

1 W = 8 bytes = 64 bits $b_{\rm S}$ = achievable bandwidth over the slowest data path

Floating point peak:

P_{max}

Machine Balance = How many input operands can be delivered for each FP operation?

 Typical values (main memory): AMD Interlagos (2.3 GHz): B_m = {(17/8) GW/s} / {4 × 2.3 × 8 GFlop/s} ~0.029 W/F Intel Sandy Bridge EP (2.7 GHz): ~0.025 W/F NEC SX9 (vector): ~0.3 W/F nVIDIA GTX480 ~0.026 W/F

Machine Balance: Typical values beyond main memory



Data path	Balance B _M [W/F]	
Cache	0.5 – 1.0	64-Bit
Machine (main memory)	0.01 – 0.5	W ← → 64
Interconnect (Infiniband)	0.001 – 0.002	ion: W
Interconnect (GBit ethernet)	0.0001 – 0.0007	Double precision:
Disk (or disk subsystem)	0.0001 – 0.001	Double

 $1/B_{M}$ = "Computational Intensity": How many FP ops can be performed before FP performance becomes a bottleneck?

Balance metric: Code balance & lightspeed estimates



- B_M tells us what the hardware can deliver at most
- Code balance (B_C) quantifies the requirements of the code:

$$B_{c} = \frac{\text{data transfer (LD/ST) [words]}}{\text{arithmetic operations [flops]}}$$

- Expected fraction of peak performance ("lightspeed"):
 l =1 → code is not limited by bandwidth
- Lightspeed for absolute performance:
 (P_{max} : "applicable" peak performance)

$$l = \min\left(1, \frac{B_m}{B_c}\right)$$

This is what we get

This is what we need

$$P = l \cdot P_{\max} = \min\left(P_{\max}, \frac{b_s}{B_c}\right)$$

- Example: Vector triad A(:)=B(:)+C(:)*D(:) on 2.3 GHz Interlagos
 - B_c = (4+1) Words / 2 Flops = 2.5 W/F (including write allocate)

 $B_m/B_c = 0.029/2.5 = 0.012$, i.e. **1.2 % of peak performance (~1.7 GF/s)**



- The balance metric formalism is based on some (crucial) assumptions:
 - The code makes balanced use of MULT and ADD operation. For others (e.g. A=B+C) the peak performance input parameter P_{max} has to be adjusted (e.g. P_{max} → P_{max}/2)
 - Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications.
 - Definition is based on 64-bit arithmetic but can easily be adjusted, e.g. for 32-bit
 - Data transfer and arithmetic overlap perfectly!
 - Slowest data path is modeled only; all others are assumed to be infinitely fast
 - Latency effects are ignored, i.e. perfect streaming mode

Balance metric: 2D diffusion equation + Jacobi solver



Diffusion equation in 2D


$$\frac{\partial \Phi}{\partial t} = \Delta \Phi$$

 Stationary solution with Dirichlet boundary conditions using Jacobi iteration scheme can be obtained with:

```
double precision, dimension(0:imax+1,0:kmax+1,0:1) :: phi
   integer :: t0,t1
   t0 = 0; t1 = 1
   do it = 1, itmax ! choose suitable number of sweeps
     do k = 1, kmax
                                                               Reuse when computing
       do i = 1, imax
                                                               phi(i+2,k,t1)
           ! four flops, one store, four loads
           phi(i,k,t1) = (phi(i+1,k,t0) + phi(i-1,k,t0))
                            + phi(i, k+1, t0) + phi(i, k-1, t0) ) * 0.25
       enddo
     enddo
                                      Balance (crude estimate incl. write allocate):
     ! swap arrays
                                      phi(:,:,t0):3LD+
             ; t0=t1 ; t1=i
     i
                                      phi(:,:,t1):1 ST+1LD
   enddo
                                      \rightarrow B<sub>c</sub> = 5 W / 4 FLOPs = 1.25 W / F
WRITE ALLOCATE:
LD + ST phi(i,k,t1)
```



Modern cache subsystems may further reduce memory traffic



If cache is large enough to hold at least 2 rows (shaded region): Each phi(:,:,t0) is loaded once from main memory and reused 3 times from cache:

phi(:,:,t0): 1 LD + phi(:,:,t1): 1 ST+ 1LD $\rightarrow B_c = 3 W / 4 F = 0.75 W / F$

If cache is large enough to hold at least one row phi(:,k-1,t0) needs to be reloaded:

phi(:,:,t0): 2 LD + phi(:,:,t1): 1 ST + 1LD $\rightarrow B_c = 4 W / 4 F = 1.0 W / F$

Beyond that: phi(:,:,t0): 2 LD + phi(:,:,t1): 1 ST+ 1LD →B_c = 5 W / 4 F = 1.25 W / F



Alternative implementation ("Macho FLOP version")

- MFlops/sec increases by 7/4 but time to solution remains the same
- Better metric (for many iterative stencil schemes): Lattice Site Updates per Second (LUPs/sec)

2D Jacobi example: Compute LUPs/sec metric via

$$P[MLUPs/s] = \frac{it_{\max} \cdot i_{\max} \cdot k_{\max}}{T_{\text{wall}}}$$




3D sweep:

- Best case balance: 1 LD phi(i,j,k+1,t0) 1 ST + 1 write allocate phi(i,j,k,t1) 6 flops → B_C = 0.5 W/F (24 bytes/update)
- No 2-layer condition but 2 rows fit: B_c = 5/6 W/F (40 bytes/update)
- Worst case (2 rows do not fit): B_c = 7/6 W/F (56 bytes/update)

3D Jacobi solver

Performance of vanilla code on one Interlagos chip (8 cores)







- We have made sense of the memory-bound performance vs. problem size
 - "Layer conditions" lead to predictions of code balance
 - Achievable memory bandwidth is input parameter

- The model works only if the bandwidth is "saturated"
 - In-cache modeling is more involved

 Optimization == reducing the code balance by code transformations

See below



Data access optimizations

General considerations

Case study: Optimizing a Jacobi solver




Data access is the most prevalent performance-limiting factor in computing



Case 1: O(N)/O(N) Algorithms


- O(N) arithmetic operations vs. O(N) data access operations
- Examples: Scalar product, vector addition, sparse MVM etc.
- Performance limited by memory BW for large N ("memory bound")
- Limited optimization potential for single loops
 - ...at most a constant factor for multi-loop operations
- Example: successive vector additions





Case 2: O(N²)/O(N²) algorithms


- Examples: dense matrix-vector multiply, matrix addition, dense matrix transposition etc.
 - Nested loops
- Memory bound for large N
- Some optimization potential (at most constant factor)
 - Can often enhance code balance by outer loop unrolling or spatial blocking
- Example: dense matrix-vector multiplication



Data access – general guidelines

O(N²)/O(N²) algorithms cont'd

"Unroll & jam" optimization (or "outer loop unrolling")








O(N²)/O(N²) algorithms cont'd

Data access pattern for 2-way unrolled dense MVM:



- Data transfers can further be reduced by more aggressive unrolling (i.e., mway instead of 2-way)
- Significant code bloat (try to use compiler directives if possible)
 - Main memory limit: b[] only be loaded once from memory (B_c ≈ ½ W/F) (can be achieved by high unrolling OR large outer level caches)
 - Outer loop unrolling can also be beneficial to reduce traffic within caches!
 - Beware: CPU registers are a limited resource
 - Excessive unrolling can cause register spills to memory




Case study: 3D Jacobi solver

Spatial blocking for improved cache utilization

Remember the 3D Jacobi solver on Interlagos?








Assumptions:

- cache can hold 32 elements (16 for each array)
- Cache line size is 4 elements
- Perfect eviction strategy for source array




This element is needed for three more updates; but 29 updates happen before this element is used for the last time



Assumptions:

- cache can hold 32 elements (16 for each array)
- Cache line size is 4 elements
- Perfect eviction strategy for source array




This element is needed for three more updates but has been evicted



Jacobi iteration (2D): Spatial Blocking


- divide system into blocks
- update block after block
- same performance as if three complete rows of the systems fit into cache



Jacobi iteration (2D): Spatial Blocking



- Spatial blocking reorders traversal of data to account for the data update rule of the code
- →Elements stay sufficiently long in cache to be fully reused
- → Spatial blocking improves temporal locality! (Continuous access in inner loop ensures spatial locality)



This element remains in cache until it is fully used (only 6 updates happen before last use of this element)



Implementation:


• Guidelines:

- Blocking of inner loop levels (traversing continuously through main memory)
- Blocking size iblock large enough to keep elements sufficiently long in cache but cache size is a hard limit!
- Blocking loops may have some impact on ccNUMA page placement (see later)

3D Jacobi solver (problem size 400³)

Blocking different loop levels (8 cores Interlagos)






3D Jacobi solver

Spatial blocking + nontemporal stores









The Roofline Model

The Roofline Model – A tool for more insight

- 1. Determine the applicable peak performance of a loop, assuming that data comes from L1 cache
- 2. Determine the computational intensity (flops per byte transferred) over the slowest data path utilized (1/B_c)
- 3. Determine the applicable peak bandwidth of the slowest data path utilized





Factors to consider in the roofline model




Bandwidth-bound (simple case)

- Accurate traffic calculation (writeallocate, strided access, ...)
- Practical ≠ theoretical BW limits
- Erratic access patterns

Core-bound (may be complex)

- Multiple bottlenecks: LD/ST, arithmetic, pipelines, SIMD, execution ports
- Still probably some contributions from data access



SC12 Tutorial

Example: SpMVM node performance model



Sparse MVM in double precision w/ CRS:

do i = $1, N_r$ do $j = row_ptr(i)$, $row_ptr(i+1) - 1$ $C(i) = C(i) + val(j) * B(col_idx(j))$ enddo enddo $B_{\text{CRS}} = \left(\frac{12 + 24/N_{\text{nzr}} + \kappa}{2}\right) \frac{\text{bytes}}{\text{flop}}$ $= \left(6 + \frac{12}{N_{\text{norr}}} + \frac{\kappa}{2}\right) \frac{\text{bytes}}{\text{flop}}.$

- DP CRS code balance
 - *κ* quantifies extra traffic for loading RHS more than once
 - Predicted Performance = streamBW/B_{CRS}
 - Determine κ by measuring performance and actual memory bandwidth

G. Schubert, G. Hager, H. Fehske and G. Wellein: *Parallel sparse matrix-vector multiplication as a test case for hybrid MPI+OpenMP programming*. Workshop on Large-Scale Parallel Processing (LSPP 2011), May 20th, 2011, Anchorage, AK. <u>DOI:10.1109/IPDPS.2011.332</u>, Preprint: <u>arXiv:1101.0091</u>

The sparsity pattern determines κ




Analysis for HMeP matrix on Nehalem EP socket

- BW used by spMVM kernel = 18.1 GB/s \rightarrow should get \approx 2.66 Gflop/s spMVM performance if $\kappa = 0$
- Measured spMVM performance = 2.25 Gflop/s
- Solve 2.25 Gflop/s = BW/B_{CRS} for $\kappa \approx 2.5$

→ 37.5 extra bytes per row → RHS is loaded 6 times from memory


→ about 33% of BW goes into RHS



 Conclusion: Even if the roofline/bandwidth model does not work 100%, we can still learn something from the deviations




... on the example of spMVM with HMeP matrix



- Assumes one of two bottlenecks
 - 1. In-core execution
 - 2. Bandwidth of a single hierarchy level
- Latency effects are not modeled → pure data streaming assumed
- In-core execution is sometimes hard to model

- Saturation effects in multicore chips are not explained
 - ECM model gives more insight (see later)




A(:) = B(:) + C(:) * D(:)



The Plan





SC12 Tutorial




Efficient parallel programming on ccNUMA nodes

Performance characteristics of ccNUMA nodes First touch placement policy C++ issues ccNUMA locality and dynamic scheduling ccNUMA locality beyond first touch

ccNUMA:

- Whole memory is transparently accessible by all processors
- but physically distributed
- with varying bandwidth and latency
- and potential contention (shared memory paths)
- How do we make sure that memory access is always as "local" and "distributed" as possible?




 Page placement is implemented in units of OS pages (often 4kB, possibly more)



Cray XE6 Interlagos node 4 chips, two sockets, 8 threads per ccNUMA domain

ccNUMA map: Bandwidth penalties for remote access

- Run 8 threads per ccNUMA domain (1 chip)
- Place memory in different domain → 4x4 combinations
- STREAM triad benchmark using nontemporal stores







numactl can influence the way a binary maps its memory pages:

```
numactl --membind=<nodes> a.out  # map pages only on <nodes>
    --preferred=<node> a.out  # map pages on <node>
    # and others if <node> is full
    --interleave=<nodes> a.out  # map pages round robin across
    # all <nodes>
```

Examples:

But what is the default without numactl?



"Golden Rule" of ccNUMA:


A memory page gets mapped into the local memory of the processor that first touches it!

- Except if there is not enough local memory available
- This might be a problem, see later
- **Caveat:** "touch" means "write", not "allocate"
- **Example:**

mapped here yet

Memory not

double *huge = (double*)malloc(N*sizeof(double));




It is sufficient to touch a single item to map the entire page

Coding for ccNUMA data locality




Most simple case: explicit initialization





 Sometimes initialization is not so obvious: I/O cannot be easily parallelized, so "localize" arrays before I/O





- Required condition: OpenMP loop schedule of initialization must be the same as in all computational loops
 - Only choice: static! Specify explicitly on all NUMA-sensitive loops, just to be sure...
 - Imposes some constraints on possible optimizations (e.g. load balancing)
 - Presupposes that all worksharing loops with the same loop length have the same thread-chunk mapping
 - Guaranteed by OpenMP 3.0 only for loops in the same enclosing parallel region and static schedule
 - In practice, it works with any compiler even across regions
 - If dynamic scheduling/tasking is unavoidable, more advanced methods may be in order


How about global objects?

- Better not use them
- If communication vs. computation is favorable, might consider properly placed copies of global data
- In C++, STL allocators provide an elegant solution (see hidden slides)

Coding for Data Locality: *Placement of static arrays or arrays of objects*

Speaking of C++: Don't forget that constructors tend to touch the data members of an object. Example:

```
class D {
  double d;
public:
  D(double d=0.0) throw() : d(d) {}
  inline D operator+(const D& o) throw() {
    return D(d+o.d);
  }
  inline D operator*(const D& o) throw() {
    return D(d*o.d);
  }
};
                \rightarrow placement problem with
                   D^* array = new D[1000000];
```



 Placement of objects is then done automatically by the C++ runtime via "placement new"

Coding for Data Locality:

NUMA allocator for parallel first touch in **std::vector**<>



```
template <class T> class NUMA Allocator {
public:
  T* allocate(size_type numObjects, const void
               *localityHint=0) {
    size type ofs,len = numObjects * sizeof(T);
    void *m = malloc(len);
    char *p = static cast<char*>(m);
    int i,pages = len >> PAGE BITS;
#pragma omp parallel for schedule(static) private(ofs)
    for(i=0; i<pages; ++i) {</pre>
      ofs = static cast<size t>(i) << PAGE BITS;</pre>
      p[ofs]=0;
    }
    return static cast<pointer>(m);
};
           Application:
```

vector<double,NUMA_Allocator<double> > x(1000000))




- If your code is cache-bound, you might not notice any locality problems
- Otherwise, bad locality limits scalability at very low CPU numbers (whenever a node boundary is crossed)
 - If the code makes good use of the memory interface
 - But there may also be a general problem in your code...
- Consider using performance counters
 - LIKWID-perfctr can be used to measure nonlocal memory accesses
 - Example for Intel Nehalem (Core i7):

```
env OMP_NUM_THREADS=8 likwid-perfctr -g MEM -C N:0-7 \
-t intel ./a.out
```

Using performance counters for diagnosing bad ccNUMA access locality





If all fails...



- Even if all placement rules have been carefully observed, you may still see nonlocal memory traffic. Reasons?
 - Program has erratic access patters → may still achieve some access parallelism (see later)
 - OS has filled memory with buffer cache data:


<pre># numactlhardware # idle node!</pre>			
availa	ble: 2	nodes (0-1)	
node 0	size:	2047 MB	
node 0	free:	906 MB	
node 1	size:	1935 MB	
node 1	free:	1798 MB	

top - 14:18:25 up 92 days, 6:07, 2 users, load average: 0.00, 0.02, 0.00 Mem: 4065564k total, 1149400k used, 2716164k free, 43388k buffers Swap: 2104504k total, 2656k used, 2101848k free, 1038412k cached

ccNUMA problems beyond first touch: Buffer cache

OS uses part of main memory for disk buffer (FS) cache

- If FS cache fills part of memory, apps will probably allocate from foreign domains
- non-local access!
- "sync" is not sufficient to drop buffer cache blocks



Remedies

- Drop FS cache pages after user job has run (admin's job)
 - seems to be automatic after aprun has finished on Crays
- User can run "sweeper" code that allocates and touches all physical memory before starting the real application
- numactl tool or aprun can force local allocation (where applicable)
- Linux: There is no way to limit the buffer cache size in standard kernels



ccNUMA problems beyond first touch: Buffer cache




Real-world example: ccNUMA and the Linux buffer cache Benchmark:

- 1. Write a file of some size from LD0 to disk
- 2. Perform bandwidth benchmark using all cores in LD0 and maximum memory installed in LD0

Result: By default, Buffer cache is given priority over local page placement → restrict to local

domain if possible!



ccNUMA placement and erratic access patterns



 Sometimes access patterns are just not nicely grouped into contiguous chunks:

```
double precision :: r, a(M)
!$OMP parallel do private(r)
do i=1,N
    call RANDOM_NUMBER(r)
    ind = int(r * M) + 1
    res(i) = res(i) + a(ind)
enddo
!OMP end parallel do
```


 Or you have to use tasking/dynamic scheduling:

```
!$OMP parallel
!$OMP single
do i=1,N
    call RANDOM_NUMBER(r)
    if(r.le.0.5d0) then
!$OMP task
      call do_work_with(p(i))
!$OMP end task
    endif
enddo
!$OMP end single
!$OMP end parallel
```

In both cases page placement cannot easily be fixed for perfect parallel access



- Worth a try: Interleave memory across ccNUMA domains to get at least some parallel access
 - 1. Explicit placement:




Fine-grained program-controlled placement via libnuma (Linux)
using, e.g., numa_alloc_interleaved_subset(),
numa alloc interleaved() and others

The curse and blessing of interleaved placement: *OpenMP STREAM on a Cray XE6 Interlagos node*




- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



The Plan





SC12 Tutorial




Simultaneous multithreading (SMT)

Principles and performance impact SMT vs. independent instruction streams Facts and fiction SMT Makes a single physical core appear as two or more "logical" cores → multiple threads/processes run concurrently



SMT principle (2-way example):




SMT impact



- SMT is primarily suited for increasing processor throughput
 - With multiple threads/processes running concurrently
- Scientific codes tend to utilize chip resources quite well
 - Standard optimizations (loop fusion, blocking, ...)
 - High data and instruction-level parallelism
 - Exceptions do exist


SMT is an important topology issue

- SMT threads share almost all core resources
 - Pipelines, caches, data paths
- Affinity matters!
- If SMT is not needed
 - pin threads to physical cores
 - or switch it off via BIOS etc.




SMT impact

- SMT adds another layer of topology (inside the physical core)
- Caveat: SMT threads share all caches!
- Possible benefit: Better pipeline throughput
 - Filling otherwise unused pipelines
 - Filling pipeline bubbles with other thread's executing instructions:




- Beware: Executing it all in a single thread (if possible) may reach the same goal without SMT:





Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT MULT Pipeline depth: 5 stages \rightarrow 1 F / 5 cycles for recursive update




SC12 Tutorial

Simultaneous recursive updates with SMT



Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT MULT Pipeline depth: 5 stages → 1 F / 5 cycles for recursive update




5 independent updates on a single thread do the same job!

SC12 Tutorial



Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT Pure update benchmark can be vectorized \rightarrow 2 F / cycle (store limited)



SC12 Tutorial


SC12 Tutorial

SMT myths: Facts and fiction (1)

Myth: "If the code is compute-bound, then the functional units should be saturated and SMT should show no improvement."



- 1. A compute-bound loop does not necessarily saturate the pipelines; dependencies can cause a lot of bubbles, which may be filled by SMT threads.
- 2. If a pipeline is already full, SMT will not improve its utilization






SMT myths: Facts and fiction (2)

- Myth: "If the code is memory-bound, SMT should help because it can fill the bubbles left by waiting for data from memory."
- Truth:
 - If the maximum memory bandwidth is already reached, SMT will not help since the relevant resource (bandwidth) is exhausted.
 If the maximum memory bandwidth is already reached, SMT will not 2 F/cycle
 - 2. If the relevant bottleneck is not exhausted, SMT may help since it can fill bubbles in the LOAD pipeline.

This applies also to other "relevant bottlenecks!"





SMT myths: Facts and fiction (3)




 Myth: "SMT can help bridge the latency to memory (more outstanding references)."

Truth:

Outstanding references may or may not be bound to SMT threads; they may be a resource of the memory interface and shared by all threads. The benefit of SMT with memory-bound code is usually due to better utilization of the pipelines so that less time gets "wasted" in the cache hierarchy.

See also the "ECM Performance Model" later on.






Functional parallelization	× 🗙
FP-only parallel loop code	× <
Frequent thread synchronization	×
Code sensitive to cache size	×
Strongly memory-bound code	×
Independent pipeline-unfriendly instruction streams	\checkmark

The Plan





SC12 Tutorial



Understanding MPI communication in multicore environments

Intra-node vs. inter-node MPI MPI Cartesian topologies and rank-subdomain mapping



 Common misconception: Intranode MPI is infinitely fast compared to internode

Reality

- Intranode latency is much smaller than internode
- Intranode asymptotic bandwidth is surprisingly comparable to internode
- Difference in saturation behavior


Other issues

- Mapping between ranks, subdomains and cores with Cartesian MPI topologies
- Overlapping intranode with internode communication

MPI and Multicores

Clusters: Unidirectional internode Ping-Pong bandwidth






Performance on Multicore

ъ

MPI and Multicores

Clusters: Unidirectional intranode Ping-Pong bandwidth






Mapping problem for most efficient communication paths!?



Example: Stencil solver with halo exchange




- **Goal:** Reduce inter-node halo traffic
- Subdomains exchange halo with neighbors
 - Populate a node's ranks with "maximum neighboring" subdomains
 - This minimizes a node's communication surface

Shouldn't MPI_CART_CREATE (w/ reorder) take care of this?

MPI rank-subdomain mapping in Cartesian topologies:

A 3D stencil solver and the growing number of cores per node






SC12 Tutorial

MPI rank-subdomain mapping:

3D stencil solver – measurements for 8ppn and 4ppn GBE vs. IB



SC12 Tutorial

Intranode MPI

- May not be as fast as you think...
- Becomes more important as core counts increase
- May not be handled optimally by your MPI library


Rank-core mapping may be crucial for best performance

- Reduce inter-node traffic
- Most MPIs do not recognize this
- Some (e.g., Cray) can give you hints toward optimal placement




The Plan





SC12 Tutorial





Best practices for using hardware performance metrics

likwid-perfctr

Probing performance behavior

FF==

How do we find out about the performance properties and requirements of a parallel code?

Profiling via advanced tools is often overkill


A coarse overview is often sufficient

- likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
- Simple end-to-end measurement of hardware performance metrics
- Operating modes:
 - Wrapper
 - Stethoscope
 - Timeline
 - Marker API
- Preconfigured and extensible metric groups, list with
 likwid-perfctr -a

```
BRANCH: Branch prediction miss rate/ratio
CACHE: Data cache miss rate/ratio
CLOCK: Clock of cores
DATA: Load to store ratio
FLOPS_DP: Double Precision MFlops/s
FLOPS_SP: Single Precision MFlops/s
FLOPS_X87: X87 MFlops/s
L2: L2 cache bandwidth in MBytes/s
L2CACHE: L2 cache miss rate/ratio
L3: L3 cache bandwidth in MBytes/s
L3CACHE: L3 cache miss rate/ratio
MEM: Main memory bandwidth in MBytes/s
TLB: TLB miss rate/ratio
```

likwid-perfctr *Example usage with preconfigured metric group*







Things to look at (in roughly this order)

- Load balance (flops, instructions, BW)
- In-socket memory BW saturation
- Shared cache BW saturation
- Flop/s, loads and stores per flop metrics
- SIMD vectorization
- CPI metric
- # of instructions, branches, mispredicted branches


Caveats

- Load imbalance may not show in CPI or # of instructions
 - Spin loops in OpenMP barriers/MPI blocking calls
 - Looking at "top" or the Windows Task Manager does not tell you anything useful
- In-socket performance saturation may have various reasons
- Cache miss metrics are overrated
 - If I really know my code, I can often calculate the misses
 - Runtime and resource utilization is much more important

likwid-perfctr Identify load imbalance...




- Instructions retired / CPI may not be a good indication of useful workload – at least for numerical / FP intensive codes....
- Floating Point Operations Executed is often a better indicator
- Waiting / "Spinning" in barrier generates a high instruction count





env OMP_NUM_THREADS=6 likwid-perfctr -t intel -C S0:0-5 -g FLOPS_DP ./a.out





 likwid-perfctr counts events on cores; it has no notion of what kind of code is running (if any)


This enables to listen on what currently happens without any overhead:

likwid-perfctr -c N:0-11 -g FLOPS_DP -s 10

- It can be used as cluster/server monitoring tool
- A frequent use is to measure a certain part of a long running parallel application from outside



Iikwid-perfctr supports time resolved measurements of full node: likwid-perfctr -c N:0-11 -g MEM -d 50ms > out.txt



SC12 Tutorial

likwid-perfctr Marker API



- To measure only parts of an application a marker API is available.
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr application.
- Multiple named regions can be measured
- Results on multiple calls are accumulated
- Inclusive and overlapping Regions are allowed

```
likwid_markerInit(); // must be called from serial region
likwid_markerStartRegion("Compute");
....
likwid_markerStopRegion("Compute");
likwid_markerStartRegion("postprocess");
....
likwid_markerStopRegion("postprocess");
```

likwid_markerClose(); // must be called from serial region

likwid-perfctr Group files



SHORT PSTI EVENTSET FIXCO INSTR RETIRED ANY FIXC1 CPU CLK UNHALTED CORE FIXC2 CPU CLK UNHALTED REF FP COMP OPS EXE SSE FP PACKED PMC0 FP COMP OPS EXE SSE FP SCALAR PMC1 FP COMP OPS EXE SSE SINGLE PRECISION PMC2 FP COMP OPS EXE SSE DOUBLE PRECISION PMC3 UPMCO UNC QMC NORMAL READS ANY UPMC1 UNC QMC WRITES FULL ANY UPMC2 UNC QHL REQUESTS REMOTE READS UPMC3 UNC QHL REQUESTS LOCAL READS METRICS Runtime [s] FIXC1*inverseClock CPI FIXC1/FIXC0 Clock [MHz] 1.E-06*(FIXC1/FIXC2)/inverseClock DP MFlops/s (DP assumed) 1.0E-06*(PMC0*2.0+PMC1)/time Packed MUOPS/s 1.0E-06*PMC0/time Scalar MUOPS/s 1.0E-06*PMC1/time SP MUOPS/s 1.0E-06*PMC2/time DP MUOPS/s 1.0E-06*PMC3/time Memory bandwidth [MBytes/s] 1.0E-06*(UPMC0+UPMC1)*64/time; Remote Read BW [MBytes/s] 1.0E-06*(UPMC2)*64/time; LONG Formula:

DP MFlops/s = (FP COMP OPS EXE SSE FP PACKED*2 + FP COMP OPS EXE SSE FP SCALAR) / runtime.

Groups are architecture-specific

- They are defined in simple text files
- Code is generated on recompile of likwid
- likwid-perfctr -a outputs list of groups
- For every group an extensive documentation is available




Measuring energy consumption with LIKWID

Measuring energy consumption likwid-powermeter and likwid-perfctr -g ENERGY					
	ts Intel RAPL interface (Sandy Bridge) Running average power limit"				
CPU clock:					
Base clock: Minimal clock: Turbo Boost St C1 3900.00 MHz C2 3800.00 MHz C3 3700.00 MHz C4 3600.00 MHz	1600.00 MHz eps:				
Minimum Power Maximum Power					

Example: A medical image reconstruction code on Sandy Bridge








Sandy Bridge EP (8 cores, 2.7 GHz base freq.)

Test case	Runtime [s]	Power [W]		Energy [J]
8 cores, plain C	90.43	90	Fas ♦ le	8110
8 cores, SSE	29.63	93	ter o ss e	2750
8 cores (SMT), SSE	22.61	102	code nergy	2300
8 cores (SMT), AVX	18.42	111		2040

SC12 Tutorial

The Plan





SC12 Tutorial



Case studies

"Multicore-aware" wavefront temporal blocking: Making use of shared caches

Asynchronous MPI communication in sparse MVM



Multicore-aware wavefront temporal blocking:

Making use of shared caches


SC12 Tutorial

Performance on Multicore

177

Multicore processors are still mostly programmed the same way as classic n-way SMP single-core compute nodes!

Simple 3D Jacobi stencil update (sweep):



enddo

Performance Metric: Million Lattice Site Updates per second (MLUPs) Equivalent MFLOPs: 8 FLOP/LUP * MLUPs


PPPPP CCCCCCCCC CCCCCCCC MI Memory



Multicore awareness

Standard sequential implementation






Multicore awareness

Classical Approaches: Parallelize!






Multicore awareness

Parallelization – reuse data in cache between threads





Do not use domain decomposition!


Instead shift 2nd thread by three i-j planes and proceed to the same domain \rightarrow 2nd thread loads input data from shared OL cache! Sync threads/cores after each k-iteration! "Wavefront **Parallelization (WFP)**"

Multicore awareness

WF parallelization – reuse data in cache between threads



Use small ring buffer tmp(:,:,0:3) which fits into the cache Save main memory data transfers for y(:,:,:) ! 16 Byte / 2 LUP ! 8 Byte / LUP !



Compare with optimal baseline (nontemporal stores on y): Maximum speedup of 2 can be expected


(assuming infinitely fast cache and no overhead for OMP BARRIER after each k-iteration)



Thread 0: $\mathbf{x}(:,:,k-1:k+1)_{t}$ $\rightarrow tmp(:,:,mod(k,4))$ Thread 1: tmp(:,:,mod(k-3,4):mod(k-1,4)) $\rightarrow \mathbf{x}(:,:,k-2)_{t+2}$

Performance model including finite cache bandwidth (B_C) Time for 2 LUP:


 $T_{2LUP} = 16 \text{ Byte/B}_{M} + x * 8 \text{ Byte / }B_{C} = T_{0} (1 + x/2 * B_{M}/B_{C})$



Jacobi solver

WFP: Propagating four wavefronts on native quadcores (1x4)






Running tb wavefronts requires tb-1 temporary arrays tmp to be held in cache!

Max. performance gain (vs. optimal baseline): tb = 4

Extensive use of cache bandwidth!

1 x 4 distribution



SC12 Tutorial

Jacobi solver

WF parallelization: New choices on native quad-cores





- Thread 0: $x(:, :, k-1:k+1)_{t}$
- Thread 1: $tmp1 (mod(k-3,4):mod(k-1,4)) \rightarrow tmp2 (mod(k-2,4))$
- Thread 2: tmp2 (mod(k-5, 4:mod(k-3, 4))

Thread 3: tmp3 (mod(k-7, 4) : mod(k-5, 4))


- \rightarrow tmp1 (mod(k, 4))
- \rightarrow tmp3(mod(k-4,4))

$$\rightarrow$$
 x(:,:,k-6)_{t+4}





SC12 Tutorial




Performance model indicates some potential gain \rightarrow new compiler tested.

Only marginal benefit when using 4 wavefronts \rightarrow A single copy stream does not achieve full bandwidth

Multicore-aware parallelization

Wavefront – Jacobi on state-of-the art multicores



SC12 Tutorial





- Shared caches are the interesting new feature on current multicore chips
 - Shared caches provide opportunities for fast synchronization (see sections on OpenMP and intra-node MPI performance)
 - Parallel software should leverage shared caches for performance
 - One approach: Shared cache reuse by wavefront temporal blocking
 - In addition fast synchronization (pref. within a socket) allows to exploit parallel structures at finer granularity (shorter loops, frequent synchronisation)
- Wavefront technique can be extended to many regular stencil based iterative methods, e.g.
 - Gauß-Seidel (→ done)
 - Lattice-Boltzmann flow solvers
 - Multigrid-smoother $(\rightarrow \text{ work in progress})$
- Wavefront technique can be extended to hybrid MPI+OpenMP parallelizaton
 - See references


 $(\rightarrow done)$



Asynchronous MPI communication in sparse MVM

Distributed-memory parallelization of spMVM








Variant 1: "Vector mode" without overlap

- Standard concept for "hybrid MPI+OpenMP"
- Multithreaded computation (all threads)
- Communication only outside of computation




 Benefit of threaded MPI process only due to message aggregation and (probably) better load balancing

G. Hager, G. Jost, and R. Rabenseifner: *Communication Characteristics and Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-core SMP Nodes*.In: Proceedings of the Cray Users Group Conference 2009 (CUG 2009), Atlanta, GA, USA, May 4-7, 2009. <u>PDF</u>



Variant 2: "Vector mode" with naïve overlap ("good faith hybrid")

- Relies on MPI to support async nonblocking PtP
- Multithreaded computation (all threads)
- Still simple programming
- Drawback: Result vector is written twice to memory
 - modified performance model






- Variant 3: "Task mode" with dedicated communication thread
- Explicit overlap, more complex to implement
- One thread missing in team of compute threads
 - But that doesn't hurt here...
 - Using tasking seems simpler but may require some work on NUMA locality

Drawbacks

- Result vector is written twice to memory
- No simple OpenMP worksharing (manual, tasking)




R. Rabenseifner and G. Wellein: *Communication and Optimization Aspects of Parallel Programming Models on Hybrid Architectures.* International Journal of High Performance Computing Applications **17**, 49-62, February 2003. DOI:10.1177/1094342003017001005

M. Wittmann and G. Hager: Optimizing ccNUMA locality for task-parallel execution under OpenMP and TBB on multicorebased systems. Technical report. Preprint:<u>arXiv:1101.0093</u>

Performance results for the HMeP matrix






- Dominated by communication (and some load imbalance for large #procs)
- Single-node Cray performance cannot be maintained beyond a few nodes
- Task mode pays off esp. with one process (12 threads) per node
- Task mode overlap (over-)compensates additional LHS traffic

Performance results for the sAMG matrix





- Much less communication-bound
- XE6 outperforms Westmere cluster, can maintain good node performance
- Hardly any discernible difference as to # of threads per process
- If pure MPI is good enough, don't bother going hybrid!




- Do not rely on asynchronous MPI progress
- Sparse MVM leaves resources (cores) free for use by communication threads
- Simple "vector mode" hybrid MPI+OpenMP parallelization is not good enough if communication is a real problem
- "Task mode" hybrid can truly hide communication and overcompensate penalty from additional memory traffic in spMVM
- Comm thread can share a core with comp thread via SMT and still be asynchronous
- If pure MPI scales ok and maintains its node performance according to the node-level performance model, don't bother going hybrid

Extension to multi-GPGPU is possible

See later

The Plan





SC12 Tutorial




Outlook: Examples for Advanced Performance Engineering

Modeling sparse MVM on GPGPU clusters

Beyond the roofline model: ECM



The Performance Engineering (PE) process:




The performance model is the central component – if the model fails to predict the measurement, you learn something!

The analysis has to be done for every loop / basic block!



Sparse MVM on GPGPU clusters

Distributed memory parallelization of SpMVM





Performance on Multicore

tional



• Code balance:





- N^{max}_{nzr}... maximum number of nonzeros per row
- $1/N_{nzr}^{max} \le \alpha \le 1$ quantifies possible RHS vector re-usage
- Assumption: colStart[] always comes from cache

M. Kreutzer, G. Hager, G. Wellein, H. Fehske, A. Basermann, and A.R. Bishop: *Sparse matrix-vector multiplication on GPGPU clusters: A new storage format and a scalable implementation*. Workshop on Large-Scale Parallel Processing 2012 (LSPP12) at IPDPS 2012. <u>DOI: 10.1109/IPDPSW.2012.211</u>



 $\mathbf{P}\mathbf{W} = \mathbf{P}\mathbf{W} = \mathbf{P}\mathbf{W}$

Time for SpMVM:

$$T_{\text{MVM}} = \frac{B^{\text{DP}}}{BW_{\text{GPU}}} * N * N_{nzr} * N_{it} \qquad = \frac{8N}{BW_{\text{GPU}}} \left[N_{nzr} \left(\alpha + \frac{3}{2} \right) + 2 \right] * N_{it}$$

N_{it} ... number of SpMVMs before PCIe communication has to be done

- Time for PCIe transfers of LHS and RHS: $T_{PCI} = \frac{16N}{BW_{PCI}}$
- We want small impact of PCIe transfer, e.g.:


$$T_{\text{MVM}} \ge 10T_{\text{PCI}} \rightarrow N_{nzr} \ge \frac{20BW_{GPU}/BW_{PCI}-2}{\alpha+3/2} \stackrel{N_{it}=1}{\ge} 80$$

Matrix type →	НМЕр	sAMG	DLR1	DLR2	UHBR
N _{nzr}	15	7	144	315	123
Suitable?	×	×	1	1	\checkmark



- Three design patterns for distributed-memory parallel SpMVM:
 - 1. Vector Mode without overlap of communication and computation communication of non-local RHS elements is done before the actual SpMVM
 - 2. Vector Mode with naive overlap ("good faith hybrid") SpMVM is split into local / non-local part; the local SpMVM may be overlapped with non-local RHS communication using non-blocking MPI (but: <u>not</u> asynchronous in most MPI libraries)
 - Task Mode with explicit overlap using a dedicated thread for MPI → reliably asynchronous communication

G. Schubert, H. Fehske, G. Hager, and G. Wellein: *Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems*. Parallel Processing Letters 21(3), 339-358 (2011). DOI: 10.1142/S0129626411000254



- In the second second
- ➔ communication becomes dominant

- ➔ no break-down for larger node counts
- Low comm. requirements: no big benefit from overlap



Multi-core saturation: The ECM Model



- Why can a single core often not saturate the memory bus?
 - Non-overlapping contributions from data transfers and in-cache execution to overall runtime


What determines the saturation point?

- Important question for energy efficiency
- Saturation == Bandwidth pressure on relevant bottleneck exhausts the maximum BW cacpacity


Requirements for an appropriate multicore performance model

- Should predict single-core performance
- Should predict saturation point

→ ECM (Execution – Cache – Memory) model




Full vs. partial vs. no overlap






ECM prediction vs. measurements for A(:)=B(:)+C(:)*D(:) on a Sandy Bridge socket (no-overlap assumption)





ECM prediction vs. measurements for A(:)=B(:)+C(:)/D(:)on a Sandy Bridge socket (full overlap assumption)






In-core execution is dominated by divide operation (44 cycles with AVX, 22 scalar)

Almost perfect agreement with ECM model

SC12 Tutorial

Example: Lattice-Boltzmann flow solver






- D3Q19 model
- Empty channel, 228³ fluid lattice sites (3.7 GB of memory)
- **AVX** implementation with compiler intrinsics

ECM model input

- Core execution from Intel IACA tool
- Max. memory bandwidth from multi-stream measurements

Lattice-Boltzmann solver: ECM (no-overlap) vs. measurements





Conclusions from the case studies




- There is no substitute for knowing what's going on between your code and the hardware
- Make sense of performance behavior through sensible application of performance models
 - However, there is no "golden formula" to do it all for you automagically

Model inputs:

- Code analysis/inspection
- Hardware counter data
- Microbenachmark analysis
- Architectural features
- Simple models work best; do not try to make it more complex than necessary
 - ECM model refines simple bandwidth/roofline analysis

The Plan





SC12 Tutorial

Tutorial conclusion



Multicore architecture == multiple complexities

- Affinity matters \rightarrow pinning/binding is essential
- Bandwidth bottlenecks \rightarrow inefficiency is often made on the chip level
- Topology dependence of performance features \rightarrow know your hardware!

Put cores to good use

- Bandwidth bottlenecks \rightarrow surplus cores \rightarrow functional parallelism!?
- Shared caches → fast communication/synchronization → better implementations/algorithms?

Simple modeling techniques help us

- ... understand the limits of our code on the given hardware
- ... identify optimization opportunities
- I learn more, especially when they do not work!

Simple tools get you 95% of the way

e.g., LIKWID tool suite



Jan Treibig Johannes Habich Moritz Kreutzer Markus Wittmann Thomas Zeiser Michael Meier Faisal Shahzad Gerald Schubert





Bundesministerium für Bildung und Forschung


> hpcADD SKALB

THANK YOU.

SC12 Tutorial

The Plan





SC12 Tutorial

Presenter Biographies

- Georg Hager holds a PhD in computational physics from the University of Greifswald. He has been working with high performance systems since 1995, and is now a senior research scientist in the HPC group at Erlangen Regional Computing Center (RRZE). Recent research includes architecture-specific optimization for current microprocessors, performance modeling on processor and system levels, and the efficient use of hybrid parallel systems. See his blog at <u>http://blogs.fau.de/hager</u> for current activities, publications, and talks.
- Gerhard Wellein holds a PhD in solid state physics from the University of Bayreuth and is a professor at the Department for Computer Science at the University of Erlangen. He leads the HPC group at Erlangen Regional Computing Center (RRZE) and has more than ten years of experience in teaching HPC techniques to students and scientists from computational science and engineering programs. His research interests include solving large sparse eigenvalue problems, novel parallelization approaches, performance modeling, and architecture-specific optimization.





Abstract



- SC12 tutorial tut161: The practitioner's cookbook for good parallel performance on multi- and manycore systems
- Presenter(s): Georg Hager, Gerhard Wellein

ABSTRACT:

The advent of multi- and manycore chips has led to a further opening of the gap between peak and application performance for many scientific codes. This trend is accelerating as we move from petascale to exascale. Paradoxically, bad node-level performance helps to "efficiently" scale to massive parallelism, but at the price of increased overall time to solution. If the user cares about time to solution on any scale, optimal performance on the node level is often the key factor. Also, the potential of node-level improvements is widely underestimated, thus it is vital to understand the performance-limiting factors on modern hardware. We convey the architectural features of current processor chips, multiprocessor nodes, and accelerators, as well as the dominant MPI and OpenMP programming models, as far as they are relevant for the practitioner. Peculiarities like shared vs. separate caches, bandwidth bottlenecks, and ccNUMA characteristics are pointed out, and the influence of system topology and affinity on the performance of typical parallel programming constructs is demonstrated. Performance engineering is introduced as a powerful tool that helps the user assess the impact of possible code optimizations by establishing models for the interaction of the software with the hardware on which it runs.



Books:

 G. Hager and G. Wellein: Introduction to High Performance Computing for Scientists and Engineers. CRC Computational Science Series, 2010. ISBN 978-1439811924

Papers:

- G. Hager, J. Treibig, J. Habich and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Submitted. Preprint: <u>arXiv:1208.2908</u>
- J. Treibig, G. Hager and G. Wellein: Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering. Workshop on Productivity and Performance (PROPER 2012) at Euro-Par 2012, August 28, 2012, Rhodes Island, Greece. Preprint: <u>arXiv:1206.3738</u>
- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, A. Basermann and A. R. Bishop: Sparse Matrix-vector Multiplication on GPGPU Clusters: A New Storage Format and a Scalable Implementation. Workshop on Large-Scale Parallel Processing 2012 (LSPP12), DOI: 10.1109/IPDPSW.2012.211
- J. Treibig, G. Hager, H. Hofmann, J. Hornegger and G. Wellein: Pushing the limits for medical image reconstruction on recent standard multicore processors. International Journal of High Performance Computing Applications, (published online before print). <u>DOI: 10.1177/1094342012442424</u>



Papers continued:

 G. Wellein, G. Hager, T. Zeiser, M. Wittmann and H. Fehske: Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. Proc. COMPSAC 2009.

DOI: 10.1109/COMPSAC.2009.82

- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
 DOI: 10.1142/S0129626410000296. Preprint: arXiv:1006.3148
- J. Treibig, G. Hager and G. Wellein: LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. Proc. <u>PSTI2010</u>, the First International Workshop on Parallel Software Tools and Tool Infrastructures, San Diego CA, September 13, 2010. <u>DOI: 10.1109/ICPPW.2010.38</u>. Preprint: <u>arXiv:1004.4431</u>
- G. Schubert, H. Fehske, G. Hager, and G. Wellein: Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems. Parallel Processing Letters 21(3), 339-358 (2011).
 <u>DOI: 10.1142/S0129626411000254</u>
- J. Treibig, G. Wellein and G. Hager: Efficient multicore-aware parallelization strategies for iterative stencil computations. Journal of Computational Science 2 (2), 130-137 (2011). <u>DOI 10.1016/j.jocs.2011.01.010</u>



Papers continued:

- J. Habich, T. Zeiser, G. Hager and G. Wellein: Performance analysis and optimization strategies for a D3Q19 Lattice Boltzmann Kernel on nVIDIA GPUs using CUDA. Advances in Engineering Software and Computers & Structures 42 (5), 266–272 (2011). DOI: 10.1016/j.advengsoft.2010.10.007
- J. Treibig, G. Hager and G. Wellein: Multicore architectures: Complexities of performance prediction for Bandwidth-Limited Loop Kernels on Multi-Core Architectures. <u>DOI: 10.1007/978-3-642-13872-0_1</u>, Preprint: <u>arXiv:0910.4865</u>.
- G. Hager, G. Jost, and R. Rabenseifner: Communication Characteristics and Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-core SMP Nodes. In: Proceedings of the Cray Users Group Conference 2009 (CUG 2009), Atlanta, GA, USA, May 4-7, 2009. <u>PDF</u>
- R. Rabenseifner and G. Wellein: Communication and Optimization Aspects of Parallel Programming Models on Hybrid Architectures. International Journal of High Performance Computing Applications 17, 49-62, February 2003. DOI:10.1177/1094342003017001005