

The Practitioner's Cookbook for Good Parallel Performance on Multi- and Many-Core Systems

Georg Hager, Jan Treibig, Gerhard Wellein Erlangen Regional Computing Center (RRZE) and Department of Computer Science University of Erlangen-Nuremberg

SC13 full-day tutorial June 18, 2013 Denver, CO



Agenda

зНа		Preliminaries	08:30
U		Introduction to multicore architecture	
Ň		Cores, caches, chips, sockets, ccNUMA, SIMD	10:00
0		LIKWID tools	10:30
		Microbenchmarking for architectural exploration	
5		Streaming benchmarks: throughput mode	
		Streaming benchmarks: work sharing	
		Roadblocks for scalability: Saturation effects and OpenMP overhead	12:00
		Lunch break	
GW JT GHA JT GW GH	•	Node-level performance modeling	13:30
		The Roofline Model	
		Case study: 3D Jacobi solver and model-guided optimization	15:00
GW JT GHa JT GW		Optimal resource utilization	15:30
		SIMD parallelism	
		ccNUMA	
		 Simultaneous multi-threading (SMT) 	17:00
GHa		Optional: The ECM multicore performance model	



Agenda



Preliminaries

- Introduction to multicore architecture
 - Cores, caches, chips, sockets, ccNUMA, SIMD
- LIKWID tools
- Microbenchmarking for architectural exploration
 - Streaming benchmarks: throughput mode
 - Streaming benchmarks: work sharing
 - Roadblocks for scalability: Saturation effects and OpenMP overhead
- Lunch break
- Node-level performance modeling
 - The Roofline Model
 - Case study: 3D Jacobi solver and model-guided optimization
- Optimal resource utilization
 - SIMD parallelism
 - ccNUMA
 - Simultaneous multi-threading (SMT)
- Optional: The ECM multicore performance model



Prelude: Scalability 4 the win!




Lore 1

In a world of highly parallel computer architectures only highly scalable codes will survive

Lore 2

Single core performance no longer matters since we have so many of them and use scalable codes






(c) RRZE 2013

Scalability Myth: Code scalability is the key issue






(c) RRZE 2013



- Do I understand the performance behavior of my code?
 - Does the performance match a model I have made?
- What is the optimal performance for my code on a given machine?
 - High Performance Computing == Computing at the bottleneck
- Can I change my code so that the "optimal performance" gets higher?
 - Circumventing/ameliorating the impact of the bottleneck
- My model does not work what's wrong?
 - This is the good case, because you learn something
 - Performance monitoring / microbenchmarking may help clear up the situation



The Performance Engineering (PE) process:




The performance model is the central component – if the model fails to predict the measurement, you learn something!

The analysis has to be done for every loop / basic block!

- White Box Performance Model
- Simple enough to do on paper
- Catching the important influences

How model-building works: Physics







There is no alternative to knowing what is going on between your code and the hardware

Without performance modeling, optimizing code is like stumbling in the dark

Agenda




- Preliminaries
- Introduction to multicore architecture
 - Cores, caches, chips, sockets, ccNUMA, SIMD
- LIKWID tools
- Microbenchmarking for architectural exploration
 - Streaming benchmarks: throughput mode
 - Streaming benchmarks: work sharing
 - Roadblocks for scalability: Saturation effects and OpenMP overhead
- Lunch break
- Node-level performance modeling
 - The Roofline Model
 - Case study: 3D Jacobi solver and model-guided optimization
- Optimal resource utilization
 - SIMD parallelism
 - ccNUMA
 - Simultaneous multi-threading (SMT)
- Optional: The ECM multicore performance model




Introduction: Modern node architecture

Multi- and manycore chips and nodes A glance at basic core features Caches and data transfers through the memory hierarchy Memory organization Accelerators Programming models

- Xeon 2600 "Sandy Bridge EP": 8 cores running at 2.7 GHz (max 3.2 GHz)
- Simultaneous Multithreading
 → reports as 16-way chip
- 2.3 Billion Transistors / 32 nm
- Die size: 435 mm²




2-socket server







• (Almost) the same basic design in all modern systems



Not shown: most of the control unit, e.g. instruction fetch/decode, branch prediction,...

(c) RRZE 2013



Idea:

- Split complex instruction into several simple / fast steps (stages)
- Each step takes the same amount of time, e.g. a single cycle
- Execute different steps on different instructions at the same time (in parallel)

Allows for shorter cycle times (simpler logic circuits), e.g.:


- floating point multiplication takes 5 cycles, but
- processor can work on 5 different multiplications simultaneously
- one result at each cycle after the pipeline is full

Drawback:

- Pipeline must be filled startup times (#Instructions >> pipeline steps)
- Efficient use of pipelines requires large number of independent instructions → instruction level parallelism
- Requires complex instruction scheduling by compiler/hardware softwarepipelining / out-of-order

Pipelining is widely used in modern computer architectures






First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages



 Besides arithmetic & functional unit, instruction execution itself is pipelined also, e.g.: one instruction performs at least 3 steps:




- Branches can stall this pipeline! (Speculative Execution, Predication)
- Each unit is pipelined itself (e.g., Execute = Multiply Pipeline)

Superscalar Processors – Instruction Level Parallelism




 Multiple units enable use of Instruction Level Parallelism (ILP): Instruction stream is "parallelized" on the fly



- Issuing m concurrent instructions per cycle: m-way superscalar
- Modern processors are 3- to 6-way superscalar & can perform 2 or 4 floating point operations per cycles




SMT principle (2-way example):






- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit \rightarrow 2 double precision floating point operands
 - AVX: register width = 256 Bit \rightarrow 4 double precision floating point operands
- Adding two registers holding double precision floating point





- How does data travel from memory to the CPU and back?
- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
 CL transfer required


Example: Array copy A(:)=C(:)



Basic architecture of commodity compute cluster nodes



Yesterday (2006): Dual-socket Intel "Core2" node:




Uniform Memory Architecture (UMA)

Flat memory ; symmetric MPs

But: system "anisotropy"

Today: Dual-socket Intel (Westmere,...) node:




Cache-coherent Non-Uniform Memory Architecture (ccNUMA)

HT / QPI provide scalable bandwidth at the price of ccNUMA architectures: *Where does my data finally end up?*

On AMD it is even more complicated \rightarrow ccNUMA within a socket!




Up to 16 cores (8 Bulldozer modules) in a single socket



(c) RRZE 2013






TOP500 rank 1 (mid-90s) **P = 173 GF/s (dp) /** 346 GF/s (sp)

But: P=5.4 GF/s (dp) for serial, non-SIMD code







Interlude: A glance at current accelerator technology

NVIDIA Kepler GK110 Block Diagram



Architecture

- 7.1B Transistors
- 15 "SMX" units
 - 192 (SP) "cores" each
- > 1 TFLOP DP peak
- 1.5 MB L2 Cache
- 384-bit GDDR5
- PCI Express Gen3
- 3:1 SP:DP performance

		LD/ST SFU	J Core	Core Co	re DP Un	it Core	Core Cor	DP Unit
					0 Host Interface ad Engine			
Memory Controller Memory Controller								Memory Controller Memory Control
Siler Memory Controller								ler Mennory Contro


© NVIDIA Corp. Used with permission.

Intel Xeon Phi block diagram

Architecture

- 3B Transistors
- 60+ cores
- 512 bit SIMD
- ≈ 1 TFLOP DP peak
- 0.5 MB L2/core
- GDDR5

 2:1 SP:DP performance





Comparing accelerators




Intel Xeon Phi

- 60+ IA32 cores each with 512 Bit SIMD FMA unit → 480/960 SIMD DP/SP tracks
- Clock Speed: ~1000 MHz
- Transistor count: ~3 B (22nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1 TF/s
- Memory BW: ~250 GB/s (GDDR5)
- Threads to execute: 60-240+
 Programming: Fortran/C/C++ +OpenMP + SIMD

NVIDIA Kepler K20

 15 SMX units each with 192 "cores" → 960/2880 DP/SP "cores"



- Clock Speed: ~700 MHz
- Transistor count: 7.1 B (28nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1.3 TF/s
- Memory BW: ~ 250 GB/s (GDDR5)
- Threads to execute: 10,000+
- Programming: CUDA, OpenCL, (OpenACC)

Top7: "Stampede" at Texas Center for Advanced Computing	TOP500 rankings Nov 2012	 Top1: "Titan" at Oak Ridge National Laboratory
--	--------------------------------	--

Trading single thread performance for parallelism: *GPGPUs vs. CPUs*



GPU vs. CPU light speed estimate:

- 1. Compute bound: 2-10x
- 2. Memory Bandwidth: 1-5x



	-				
	Intel Core i5 – 2500 ("Sandy Bridge")	Intel Xeon E5-2680 DP node ("Sandy Bridge")	NVIDIA K20x ("Kepler")		
Cores@Clock	4 @ 3.3 GHz	2 x 8 @ 2.7 GHz	2880 @ 0.7 GHz		
Performance+/core	52.8 GFlop/s	43.2 GFlop/s	1.4 GFlop/s		
Threads@STREAM	<4	<16	>8000?		
Total performance+	210 GFlop/s	691 GFlop/s	4,000 GFlop/s		
Stream BW	18 GB/s	2 x 40 GB/s	168 GB/s (ECC=1)		
Transistors / TDP	1 Billion* / 95 W	2 x (2.27 Billion/130W)	7.1 Billion/250W		
+ Single Precision * Includes on-chip GPU and PCI-Express Complete compute device					

(c) RRZE 2013




Node topology and programming models

Parallelism in a modern compute node



Parallel and shared resources within a shared-memory node



Parallel resources:

- Execution/SIMD units 1
- Cores (2)
- Inner cache levels 3
- Sockets / ccNUMA domains 4
- Multiple accelerators 5

Shared resources:

- Outer cache level per socket
- Memory bus per socket 7
- Intersocket link 8
- PCIe bus(es) 9
- Other I/O resources 10

How does your application react to all of those details?

Parallel programming models

on modern compute nodes

Shared-memory (intra-node)

- Good old MPI
- OpenMP
- POSIX threads
- Intel Threading Building Blocks (TBB)
- Cilk+, OpenCL, StarSs,... you name it

Distributed-memory (inter-node)

- MPI
- PVM (gone)

Hybrid


- Pure MPI
- MPI+OpenMP
- MPI + any shared-memory model
- MPI (+OpenMP) + CUDA/OpenCL/...

All models require awareness of *topology* and *affinity* issues for getting best performance out of the machine!



Parallel programming models: *Pure MPI*






Parallel programming models:

Pure threading on the node






Parallel programming models: Lots of choices

Hybrid MPI+OpenMP on a multicore multisocket cluster







- Modern computer architecture has a rich "topology"
- Node-level hardware parallelism takes many forms
 - Sockets/devices CPU: 1-8, GPGPU: 1-6
 - Cores moderate (CPU: 4-16) to massive (GPGPU: 1000's)
 - SIMD moderate (CPU: 2-8) to massive (GPGPU: 10's-100's)
 - Superscalarity (CPU: 2-6)
- Exploiting performance: parallelism + bottleneck awareness
 "High Performance Computing" == computing at a bottleneck
- Performance of programs is sensitive to architecture
 - Topology/affinity influences overheads of popular programming models
 - Standards do not contain (many) topology-aware features
 - Things are starting to improve slowly (MPI 3.0, OpenMP 4.0)
 - Apart from overheads, performance features are largely independent of the programming model

Agenda



- Preliminaries
- Introduction to multicore architecture
 - Cores, caches, chips, sockets, ccNUMA, SIMD
- LIKWID tools
- Microbenchmarking for architectural exploration
 - Streaming benchmarks: throughput mode
 - Streaming benchmarks: work sharing
 - Roadblocks for scalability: Saturation effects and OpenMP overhead
- Lunch break
- Node-level performance modeling
 - The Roofline Model
 - Case study: 3D Jacobi solver and model-guided optimization
- Optimal resource utilization
 - SIMD parallelism
 - ccNUMA
 - Simultaneous multi-threading (SMT)
- Optional: The ECM multicore performance model



Multicore Performance and Tools

Probing node topology

- Standard tools
- likwid-topology

(c) RRZE 2013

How do we figure out the node topology?

Topology =

- Where in the machine does core #n reside? And do I have to remember this awkward numbering anyway?
- Which cores share which cache levels?
- Which hardware threads ("logical cores") share a physical core?
- Linux
 - cat /proc/cpuinfo is of limited use
 - Core numbers may change across kernels and BIOSes even on identical hardware
 - numactl --hardware prints ccNUMA node information
 - Information on caches is harder to obtain

<pre>\$ numactlhardware</pre>						
avail	Lak	ole: 4	nodes (0-3)			
node	0	cpus:	0 1 2 3 4 5			
node	0	size:	8189 MB			
node	0	free:	3824 MB			
node	1	cpus:	6 7 8 9 10 11			
node	1	size:	8192 MB			
node	1	free:	28 MB			
node	2	cpus:	18 19 20 21 22 23			
node	2	size:	8192 MB			
node	2	free:	8036 MB			
node	3	cpus:	12 13 14 15 16 17			
node	3	size:	8192 MB			
node	3	free:	7840 MB			






LIKWID tool suite:

Like I Knew What I'm Doing

 Open source tool collection (developed at RRZE):

http://code.google.com/p/likwid



J. Treibig, G. Hager, G. Wellein: *LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments.* Accepted for PSTI2010, Sep 13-16, 2010, San Diego, CA http://arxiv.org/abs/1004.4431

Likwid Tool Suite



KRUPS

Command line tools for Linux:

- easy to install
- works with standard linux 2.6 kernel
- simple and clear to use
- supports Intel and AMD CPUs

Current tools:

- Iikwid-topology: Print thread and cache topology
- Iikwid-pin: Pin threaded application without touching code
- Iikwid-perfctr: Measure performance counters
- Iikwid-mpirun: mpirun wrapper script for easy LIKWID integration
- Iikwid-bench: Low-level bandwidth benchmark generator tool
- ... some more

(c) RRZE 2013

Output of likwid-topology -g

on one node of Cray XE6 "Hermit"

		erlagos processor	****	*****				
Hardware Thr	ead Topolog	īv						
		*****	****	******				
Sockets:	Sockets: 2							
Cores per so	cket:	16						
Threads per								
	Thread	Core	Socket					
0	0	0	0					
1	0	1	0					
2	0	2	0					
3	0	3	0					
[]								
16	0	0	1					
17	0	1	1					
18	0	2	1					
19	0	3	1					
[]								
			10 14 15 \					
		5 6 7 8 9 10 11 12 20 21 22 23 24 25		0 21 1				
SOCKET I: (10 1/ 10 19	20 21 22 23 24 25	20 21 28 29 .	50 3I)				
****	*****	****	****	******				
Cache Topolo								
-		****	****	******				
Level: 1								
Size: 16 k	в							
		(1)(2)(3)(4) (5) (0	5) (7				
		(17)(18)(19						
28)(29)			/ (/ (- / (-				
- / / /	,, ,	*						

(c) RRZE 2013



Output of likwid-topology continued



Level: 2 Size: 2 MB Cache groups: (01)(23)(45)(67)(89)(1011)(1213)(1415)(1617)(18 19) (2021) (2223) (2425) (2627) (2829) (3031) Level: 3 Size: 6 MB Cache groups: (01234567) (89101112131415) (1617181920212223) (242526 27 28 29 30 31) NUMA Topology NUMA domains: 4 _____ Domain 0: Processors: 0 1 2 3 4 5 6 7 Memory: 7837.25 MB free of total 8191.62 MB _____ Domain 1: Processors: 8 9 10 11 12 13 14 15 Memory: 7860.02 MB free of total 8192 MB _____ Domain 2: Processors: 16 17 18 19 20 21 22 23 Memory: 7847.39 MB free of total 8192 MB _____ Domain 3: Processors: 24 25 26 27 28 29 30 31 Memory: 7785.02 MB free of total 8192 MB ______

(c) RRZE 2013

Output of likwid-topology continued



raphical:	*****	*****				
ocket 0:						
++ ++ ++ 0 1 2 3 ++ ++	+ ++ ++ 4 5 + ++ ++			LO 11 12 13	14 15	
16kB 16kB 16kB 16kB ++ ++ ++ +	16kB 16kB + ++	16kB 16kB ++ ++	16kB 16kB 16		16kB 16kB -+ ++ +	
++ + 2MB 2MB ++ +	і і 2мв і + ++	2MB ++	2MB ++ +		2MB	
 +	6МВ		+6MB +			
ocket 1:						
16 17 18 19		22 23	24 25 2	26 27 28 29 + ++ ++ +	30 31	
++ ++ ++ +	16kB 16kB + ++	16kB 16kB ++ ++	16kB 16kB 16	6kB 16kB 16kB 16kB	16kB 16kB -+ ++ +	
++ + 2MB 2MB ++ +	і і 2мв і + ++	2MB ++	2MB ++ +	2MB 2MB	2MB	
	6MB	i	+			




Enforcing thread/process-core affinity under the Linux OS

- Standard tools and OS affinity facilities under program control
- likwid-pin
- aprun (Cray)

Example: STREAM benchmark on 16-core Sandy Bridge:

Anarchy vs. thread pinning



(c) RRZE 2013



Generic thread/process-core affinity under Linux *Overview*



- taskset [OPTIONS] [MASK | -c LIST] \
 [PID | command [args]...]
- taskset restricts processes/threads to a set of CPUs. Examples:

```
taskset 0x0006 ./a.out
taskset -c 4 33187
```

- Processes/threads can still move within the set!
- Alternative: let process/thread bind itself by executing syscall #include <sched.h> int sched_setaffinity(pid_t pid, unsigned int len, unsigned long *mask);
- Disadvantage: which CPUs should you bind to on a non-exclusive machine?
- Still of value on multicore/multisocket cluster nodes, UMA or ccNUMA



Complementary tool: numactl

Example: numactl --physcpubind=0,1,2,3 command [args] Restricts process to specified physical core numbers

Example: numactl --cpunodebind=1 command [args] Restricts process to specified ccNUMA node(s)

- Many more options (e.g., interleave memory across nodes)
 → see section on ccNUMA optimization
- Diagnostic command (see earlier): numactl --hardware

Again, this is not suitable for a shared machine



Highly OS-dependent system calls

But available on all systems

```
Linux: sched_setaffinity(), PLPA (see below) → hwloc
Windows: SetThreadAffinityMask()
```

- Support for "semi-automatic" pinning in some compilers/environments
 - Intel compilers > V9.1 (KMP_AFFINITY environment variable)
 - PGI, Pathscale, GNU
 - SGI Altix dplace (works with logical CPU numbers!)
 - Generic Linux: taskset, numactl, likwid-pin (see below)
 - OpenMP 4.0 (see OpenMP tutorial)

Affinity awareness in MPI libraries

- SGI MPT
- OpenMPI
- Intel MPI
- • •

Likwid-pin Overview



- Pins processes and threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
- Based on combination of wrapper tool together with overloaded pthread library


 binary must be dynamically linked!
- Can also be used as a superior replacement for taskset
- Supports logical core numbering within a node and within an existing CPU set
 - Useful for running inside CPU sets defined by someone else, e.g., the MPI start mechanism or a batch system

Usage examples:

- Physical numbering (as given by likwid-topology): likwid-pin -c 0,2,4-6 ./myApp parameters
- Logical numbering by topological entities: likwid-pin -c S0:0-3 ./myApp parameters




Running the STREAM benchmark with likwid-pin:



(c) RRZE 2013



- Core numbering may vary from system to system even with identical hardware
 - Likwid-topology delivers this information, which can then be fed into likwidpin
- Alternatively, likwid-pin can abstract this variation and provide a purely logical numbering (physical cores first)



Across all cores in the node:


OMP_NUM_THREADS=8 likwid-pin -c N:0-7 ./a.out

Across the cores in each socket and across sockets in each node: OMP_NUM_THREADS=8 likwid-pin -c S0:0-3@S1:0-3 ./a.out

(c) RRZE 2013

Likwid-pin Using logical core numbering





(c) RRZE 2013



DEMO





Multicore performance tools: Probing performance behavior

likwid-perfctr



- 1. Runtime profile / Call graph (gprof)
- 2. Instrument those parts which consume a significant part of runtime
- 3. Find performance signatures

Possible signatures:

- Bandwidth saturation
- Instruction throughput limitation (real or language-induced)
- Latency impact (irregular data access, high branch ratio)
- Load imbalance
- ccNUMA issues (data access across ccNUMA domains)
- Pathologic cases (false cacheline sharing, expensive operations)

Probing performance behavior



How do we find out about the performance properties and requirements of a parallel code?

Profiling via advanced tools is often overkill

A coarse overview is often sufficient

- likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
- Simple end-to-end measurement of hardware performance metrics
- "Marker" API for starting/stopping counters
- Multiple measurement region support
- Preconfigured and extensible metric groups, list with likwid-perfctr -a

```
BRANCH: Branch prediction miss rate/ratio
CACHE: Data cache miss rate/ratio
CLOCK: Clock of cores
DATA: Load to store ratio
FLOPS_DP: Double Precision MFlops/s
FLOPS_SP: Single Precision MFlops/s
FLOPS_X87: X87 MFlops/s
L2: L2 cache bandwidth in MBytes/s
L2CACHE: L2 cache miss rate/ratio
L3: L3 cache bandwidth in MBytes/s
L3CACHE: L3 cache miss rate/ratio
MEM: Main memory bandwidth in MBytes/s
TLB: TLB miss rate/ratio
```

likwid-perfctr *Example usage with preconfigured metric group*



<pre>\$ env OMP_NUM_THREADS=4 likwid-perfctr -C N:0-3 -g FLOPS_DP ./stream.exe CPU type: Intel Core Lynnfield processor</pre>								
CPU clock: 2.93 GHz								
Measuring group FLOPS_DP		Always			Configured metrics			
YOUR PROGRAM OUTPUT		measured			(this grou	p)		
Event		core 0	core 1	ec	ore 2	core 3		
INSTR_RETIRED_ANY 1.97463e+08 2.31001e+08 2.30963e+08 2.31885e+08 CPU_CLK_UNHALTED_CORE 9.56999e+08 9.58401e+08 9.58637e+08 9.57338e+08 FF_COMP_OFS_EXE_SSE_FF_DACKED 4.00294e+07 3.08927e+07 3.08866e+07 3.08904e+07 FF_COMP_OPS_EXE_SSE_FF_SCALAR 882 0 0 0 FF_COMP_OPS_EXE_SSE_SINGLE_PRECISION 0 0 0 FF_COMP_OPS_EXE_SSE_DOUBLE_PRECISION 0 0 0 FF_COMP_OPS_EXE_SSE_DOUBLE_PRECISION 4.00303e+07 3.08927e+07 3.08866e+07 3.08904e+07								
++ Metric	++ core 0 c	+ core 1 c	+ core 2	+ core 3	, L \			
Runtime [s] CPI DP MFlops/s (DP assumed) Packed MUOPS/s Scalar MUOPS/s SP MUOPS/s DP MUOPS/s	4.84647 4 245.399 1 122.698 9 0.00270351 0	4.14891 4. 189.108 18 94.554 94 0 0	89.024 1 4.5121 9 0 0	0.326358 4.12849 L89.304 94.6519 0 0 94.6519		Derived metrics		

(c) RRZE 2013

likwid-perfctr

Best practices for runtime counter analysis



Things to look at (in roughly this order)

- Load balance (flops, instructions, BW)
- In-socket memory BW saturation
- Shared cache BW saturation
- Flop/s, loads and stores per flop metrics
- SIMD vectorization
- CPI metric
- # of instructions, branches, mispredicted branches

Caveats


- Load imbalance may not show in CPI or # of instructions
 - Spin loops in OpenMP barriers/MPI blocking calls
 - Looking at "top" or the Windows Task Manager does not tell you anything useful
- In-socket performance saturation may have various reasons
- Cache miss metrics are overrated
 - If I really know my code, I can often calculate the misses
 - Runtime and resource utilization is much more important

(c) RRZE 2013

likwid-perfctr Identify load imbalance...




- Instructions retired / CPI may not be a good indication of useful workload – at least for numerical / FP intensive codes....
- Floating Point Operations Executed is often a better indicator
- Waiting / "Spinning" in barrier generates a high instruction count





env OMP_NUM_THREADS=6 likwid-perfctr -C S0:0-5 -g FLOPS_DP ./a.out



(c) RRZE 2013



 likwid-perfctr counts events on cores; it has no notion of what kind of code is running (if any)


This enables to listen on what currently happens without any overhead:

likwid-perfctr -c N:0-11 -g FLOPS_DP -s 10

- It can be used as cluster/server monitoring tool
- A frequent use is to measure a certain part of a long running parallel application from outside



Iikwid-perfctr supports time resolved measurements of full node: likwid-perfctr -c N:0-11 -g MEM -d 50ms > out.txt



(c) RRZE 2013

likwid-perfctr Marker API



- To measure only parts of an application a marker API is available.
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr application.
- Multiple named regions can be measured
- Results on multiple calls are accumulated
- Inclusive and overlapping Regions are allowed

```
likwid_markerInit(); // must be called from serial region
likwid_markerStartRegion("Compute");
....
likwid_markerStopRegion("Compute");
likwid_markerStartRegion("postprocess");
....
likwid_markerStopRegion("postprocess");
```

likwid_markerClose(); // must be called from serial region

likwid-perfctr *Group files*



SHORT PSTI

EVENTSET FIXCO INSTR RETIRED ANY FIXC1 CPU CLK UNHALTED CORE FIXC2 CPU CLK UNHALTED REF FP COMP OPS EXE SSE FP PACKED PMC0 PMC1 FP COMP OPS EXE SSE FP SCALAR FP_COMP_OPS_EXE_SSE_SINGLE_PRECISION PMC2 FP COMP OPS EXE SSE DOUBLE PRECISION PMC3 UPMCO UNC QMC NORMAL READS ANY UPMC1 UNC QMC WRITES FULL ANY UPMC2 UNC QHL REQUESTS REMOTE READS UPMC3 UNC QHL REQUESTS LOCAL READS METRICS Runtime [s] FIXC1*inverseClock CPI FIXC1/FIXC0 Clock [MHz] 1.E-06*(FIXC1/FIXC2)/inverseClock DP MFlops/s (DP assumed) 1.0E-06*(PMC0*2.0+PMC1)/time Packed MUOPS/s 1.0E-06*PMC0/time Scalar MUOPS/s 1.0E-06*PMC1/time SP MUOPS/s 1.0E-06*PMC2/time DP MUOPS/s 1.0E-06*PMC3/time Memory bandwidth [MBytes/s] 1.0E-06*(UPMC0+UPMC1)*64/time; Remote Read BW [MBytes/s] 1.0E-06*(UPMC2)*64/time; LONG Formula:

Groups are architecture-specificThey are defined in simple text files

- Codo is concrated on recompile of
- Code is generated on recompile of likwid
- likwid-perfctr -a outputs list of groups
- For every group an extensive documentation is available

DP MFlops/s = (FP_COMP_OPS_EXE_SSE_FP_PACKED*2 + FP_COMP_OPS_EXE_SSE_FP_SCALAR) / runtime.




Measuring energy consumption with LIKWID

Measuring energy consumption likwid-powermeter and likwid-perfctr -g ENERGY						
-	ts Intel RAPL interface (Sandy Bridge) Running average power limit"					
CPU name:						
CPU clock:	3.49 GHz					
Base clock:						
Minimal clock	: 1600.00 MHz					
Turbo Boost St	teps:					
C1 3900.00 MH:	z					
C2 3800.00 MH:	Ζ					
СЗ 3700.00 МН:	Ζ					
C4 3600.00 MH:	Ζ					
Thermal Spec 1	Power: 95 Watts					
Minimum Power	r: 20 Watts					
Maximum Power	r: 95 Watts					
Maximum Time	Window: 0.15625 micro sec					

Example: A medical image reconstruction code on Sandy Bridge







Sandy Bridge EP (8 cores, 2.7 GHz base freq.)

Test case	Runtime [s]	Power [W]		Energy [J]
8 cores, plain C	90.43	90	Fas → le	8110
8 cores, SSE	29.63	93	ter (ss e	2750
8 cores (SMT), SSE	22.61	102	code	2300
8 cores (SMT), AVX	18.42	111		2040
	•			

Agenda



- Preliminaries
- Introduction to multicore architecture
 - Cores, caches, chips, sockets, ccNUMA, SIMD
- LIKWID tools

Microbenchmarking for architectural exploration

- Streaming benchmarks: throughput mode
- Streaming benchmarks: work sharing
- Roadblocks for scalability: Saturation effects and OpenMP overhead
- Lunch break
- Node-level performance modeling
 - The Roofline Model
 - Case study: 3D Jacobi solver and model-guided optimization
- Optimal resource utilization
 - SIMD parallelism
 - ccNUMA
 - Simultaneous multi-threading (SMT)
- Optional: The ECM multicore performance model




Microbenchmarking for architectural exploration

Probing of the memory hierarchy Saturation effects in cache and memory Typical OpenMP overheads

Latency and bandwidth in modern computer environments






(c) RRZE 2013


Recap: Data transfers in a memory hierarchy



- How does data travel from memory to the CPU and back?
- Example: Array copy A(:)=C(:)




(c) RRZE 2013



- Report performance for different N
- Choose NITER so that accurate time measurement is possible
- This kernel is limited by data transfer performance for all memory levels on all current architectures!


A(:)=B(:)+C(:)*D(:) on one Sandy Bridge core (3 GHz)





(c) RRZE 2013





(c) RRZE 2013



Every core runs its own, independent triad benchmark

```
double precision, dimension(:), allocatable :: A,B,C,D
```


```
!$OMP PARALLEL private(i,j,A,B,C,D)
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
do j=1,NITER
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
  if(.something.that.is.never.true.) then
    call dummy (A, B, C, D)
  endif
enddo
!$OMP END PARALLEL
```

→ pure hardware probing, no impact from OpenMP overhead

```
(c) RRZE 2013
```

Throughput vector triad on Sandy Bridge socket (3 GHz)






(c) RRZE 2013

Bandwidth limitations: Main Memory

Scalability of shared data paths inside a NUMA domain (V-Triad)






(c) RRZE 2013

Attainable memory bandwidth: Comparing architectures






(c) RRZE 2013

Bandwidth limitations: Outer-level cache

Scalability of shared data paths in L3 cache





(c) RRZE 2013




OpenMP work sharing in the benchmark loop

```
double precision, dimension(:), allocatable :: A,B,C,D
```

```
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
!$OMP PARALLEL private(i,j)
do j=1, NITER
!$OMP DO
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
                           Implicit barrier
!SOMP END DO
  if(.something.that.is.never.true.) then
    call dummy (A, B, C, D)
  endif
enddo
!$OMP END PARALLEL
```

OpenMP vector triad on Sandy Bridge socket (3 GHz)





(c) RRZE 2013



OpenMP performance issues on multicore

Synchronization (barrier) overhead



!\$OMP PARALLEL ...

\$0MP BARRIER

!\$OMP DO

•••

!\$OMP ENDDO !\$OMP END PARALLEL Threads are synchronized at **explicit** AND **implicit** barriers. These are a main source of overhead in OpenMP progams.

Determine costs via modified OpenMP Microbenchmarks testcase (epcc)

On x86 systems there is no hardware support for synchronization!

- Next slide: Test OpenMP Barrier performance...
- for different compilers
- and different topologies:
 - shared cache
 - shared socket
 - between sockets
- and different thread counts
 - 2 threads
 - full domain (chip, socket, node)

(c) RRZE 2013

Thread synchronization overhead on SandyBridge-EP *Barrier overhead in CPU cycles*



2 Threads	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Shared L3	384	5242	4616
SMT threads	2509	3726	3399
Other socket	1375	5959	4909





Full domain	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Socket	1497	14546	14418
Node	3401	34667	29788
Node +SMT	6881	59038	58898

(c) RRZE 2013

Thread synchronization overhead on Intel Xeon Phi

Barrier overhead in CPU cycles



That does not look bad for 240 threads!

Still the pain may be much larger, as more work can be done in one cycle on Phi compared to a full Sandy Bridge node

3.75 x cores (16 vs 60) on Phi
2 x more operations per cycle on Phi
2.7 x more barrier penalty (cycles) on Phi

7.5 x more work done on Xeon Phi per cycle

One barrier causes $2.7 \times 7.5 = 20 \times \text{more pain} \odot$.


(c) RRZE 2013

Affinity matters!

- Almost all performance properties depend on the position of
 - Data
 - Threads/processes
- Consequences
 - Know where your threads are running
 - Know where your data is
- Bandwidth bottlenecks are ubiquitous

- Synchronization overhead may be an issue
 - ... and also depends on affinity!
 - Many-core poses new challenges in terms of synchronization





Case study: OpenMP-parallel sparse matrix-vector multiplication (part 1)

A simple (but sometimes not-so-simple) example for bandwidth-bound code and saturation effects in memory

Case study: Sparse matrix-vector multiply



- Important kernel in many applications (matrix diagonalization, solving linear systems)
- Strongly memory-bound for large data sets
 - Streaming, with partially indirect access:

```
!$OMP parallel do
do i = 1,Nr
  do j = row_ptr(i), row_ptr(i+1) - 1
    c(i) = c(i) + val(j) * b(col_idx(j))
  enddo
enddo
!$OMP end parallel do
```


- Usually many spMVMs required to solve a problem
- Following slides: Performance data on one 24-core AMD Magny Cours node

Application: Sparse matrix-vector multiply

Strong scaling on one XE6 Magny-Cours node



Case 1: Large matrix




(c) RRZE 2013

Application: Sparse matrix-vector multiply

Strong scaling on one XE6 Magny-Cours node



Case 2: Medium size




(c) RRZE 2013

Application: Sparse matrix-vector multiply

Strong scaling on one Magny-Cours node



Case 3: Small size




(c) RRZE 2013

- If the problem is "large", bandwidth saturation on the socket is a reality
 - → There are "spare cores"
 - Very common performance pattern
- What to do with spare cores?
 - Let them idle → saves energy with minor loss in time to solution
 - Use them for other tasks, such as MPI communication

Can we predict the saturated performance?

- Bandwidth-based performance modeling!
- What is the significance of the indirect access?² Can it be modeled?
- Can we predict the saturation point?
 - ... and why is this important?



(c) RRZE 2013




Agenda



- Preliminaries
- Introduction to multicore architecture
 - Cores, caches, chips, sockets, ccNUMA, SIMD
- LIKWID tools
- Microbenchmarking for architectural exploration
 - Streaming benchmarks: throughput mode
 - Streaming benchmarks: work sharing
 - Roadblocks for scalability: Saturation effects and OpenMP overhead
- Lunch break

Node-level performance modeling

- The Roofline Model
- Case study: 3D Jacobi solver and model-guided optimization
- Optimal resource utilization
 - SIMD parallelism
 - ccNUMA
 - Simultaneous multi-threading (SMT)
- Optional: The ECM multicore performance model




"Simple" performance modeling: The Roofline Model

Loop-based performance modeling: Execution vs. data transfer Example: array summation Example: A 3D Jacobi solver Model-guided optimization

The Roofline Model^{1,2}



- 1. P_{max} = Applicable peak performance of a loop, assuming that data comes from L1 cache (this is not necessarily P_{peak})
- 2. *I* = Computational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
 - Code balance $B_{\rm C} = I^{-1}$
- 3. $b_s = Applicable peak bandwidth of the slowest data path utilized$



¹ W. Schönauer: <u>Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers</u>. (2000) ² S. Williams: <u>Auto-tuning Performance on Multicore Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)





Example: Vector triad A(:)=B(:)+C(:)*D(:) on a 2.7 GHz 8-core Sandy Bridge chip (AVX vectorized)

- *b*_S = **40 GB/s**
- B_c = (4+1) Words / 2 Flops = 2.5 W/F (including write allocate)
 → *I* = 0.4 F/W = 0.05 F/B
 - \rightarrow / \cdot b_S = 2.0 GF/s (1.2 % of peak performance)
- P_{peak} = 173 Gflop/s (8 FP units x (4+4) Flops/cy x 2.7 GHz)
- P_{max} ? → Observe LD/ST throughput maximum of 1 AVX Load and ½ AVX store per cycle → 3 cy / 8 Flops → P_{max} = **57.6 Gflop/s** (33% peak)
- $P = \min(P_{\max}, I \cdot b_S) = \min(57.6, 2.0) \text{ GFlop/s}$ = 2.0 GFlop/s

(c) RRZE 2013



Example: Vector triad A(:)=B(:)+C(:)*D(:) on a 1.05 GHz 60-core Intel Xeon Phi chip (vectorized)


- *b*_S = **160 GB/s**
- B_c = (4+1) Words / 2 Flops = 2.5 W/F (including write allocate)
 → *I* = 0.4 F/W = 0.05 F/B
 - \rightarrow / \cdot b_S = 8.0 GF/s (0.8 % of peak performance)
- P_{peak} = 1008 Gflop/s (60 FP units x (8+8) Flops/cy x 1.05 GHz)
- P_{max}? → Observe LD/ST throughput maximum of 1 Load or 1 Store per cycle → 4 cy / 16 Flops → P_{max} = 252 Gflop/s (25% of peak)
- $P = \min(P_{\max}, I \cdot b_S) = \min(252, 8.0) \text{ GFlop/s}$ = 8.0 GFlop/s

(c) RRZE 2013

A not so simple Roofline example



in double precision on a 2.7 GHz Sandy Bridge socket @ "large" N




(c) RRZE 2013



Plain scalar code, no SIMD

```
LOAD r1.0 ← 0
i ← 1
loop:
   LOAD r2.0 ← a(i)
   ADD r1.0 ← r1.0+r2.0
   ++i →? loop
result ← r1.0
```



 \rightarrow 1/12 of ADD peak



Scalar code, 3-way unrolling

```
LOAD r1.0 \leftarrow 0
LOAD r2.0 \leftarrow 0
LOAD r3.0 \leftarrow 0
i \leftarrow 1
```


loop:

LOAD	r4.0	←	a(i)
LOAD	r5.0	←	a(i+1)
LOAD	r6.0	←	a(i+2)

ADD r1.0 \leftarrow r1.0+r4.0 ADD r2.0 \leftarrow r2.0+r5.0 ADD r3.0 \leftarrow r3.0+r6.0

```
i+=3 \rightarrow? loop
result \leftarrow r1.0+r2.0+r3.0
```

ADD pipes utilization:



\rightarrow 1/4 of ADD peak

(c) RRZE 2013

Applicable peak for the summation loop




ADD pipes utilization: SIMD-vectorized, 3-way unrolled LOAD $[r1.0, ..., r1.3] \leftarrow [0,0]$ LOAD $[r2.0, ..., r2.3] \leftarrow [0,0]$ LOAD $[r3.0, ..., r3.3] \leftarrow [0,0]$ i ← 1 \rightarrow ADD peak loop: LOAD $[r4.0,...,r4.3] \leftarrow [a(i),...,a(i+3)]$ LOAD $[r5.0,...,r5.3] \leftarrow [a(i+4),...,a(i+7)]$ LOAD $[r6.0,...,r6.3] \leftarrow [a(i+8),...,a(i+11)]$ ADD r1 \leftarrow r1+r4 ADD r2 \leftarrow r2+r5 ADD r3 \leftarrow r3+r6 i+=12 →? loop result \leftarrow r1.0+r1.1+...+r3.2+r3.3





... on the example of do i=1,N; s=s+a(i); enddo



(c) RRZE 2013



- There is a clear concept of "work" vs. "traffic"
 - "work" = flops, updates, iterations...
 - "traffic" = required data to do "work"
- Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications
- Data transfer and core execution overlap perfectly!
- Slowest data path is modeled only; all others are assumed to be infinitely fast
- If data transfer is the limiting factor, the bandwidth of the slowest data path can be utilized to 100% ("saturation")
- Latency effects are ignored, i.e. perfect streaming mode




Bandwidth-bound (simple case)

- Accurate traffic calculation (writeallocate, strided access, ...)
- Practical ≠ theoretical BW limits
- Erratic access patterns

Core-bound (may be complex)

- Multiple bottlenecks: LD/ST, arithmetic, pipelines, SIMD, execution ports
- Limit is linear in # of cores



(c) RRZE 2013

Complexities of in-core execution



Multiple bottlenecks:


- L1 Icache (LD/ST) bandwidth
- Decode/retirement throughput
- Port contention (direct or indirect)
- Arithmetic pipeline stalls (dependencies)
- Overall pipeline stalls (branching)
- L1 Dcache bandwidth (LD/ST throughput)
- Scalar vs. SIMD execution

Register pressure

. . .


Alignment issues

(c) RRZE 2013




Shortcomings of the roofline model

- Saturation effects in multicore chips are not explained
 - Reason: "saturation assumption"
 - Cache line transfers and core execution do sometimes not overlap perfectly
 - Only increased "pressure" on the memory interface can saturate the bus
 → need more cores!
- ECM model gives more insight (see later)



(c) RRZE 2013





Case study: OpenMP-parallel sparse matrix-vector multiplication (part 2)

Putting Roofline to use where it should not work

Example: SpMVM node performance model



 Sparse MVM in double precision w/ CRS data storage:

do i = 1,
$$N_r$$

do j = row_ptr(i), row_ptr(i+1) - 1
 $C(i) = C(i) + val(j) * B(col_idx(j))$
enddo
enddo

DP CRS comp. intensity

κ quantifies extra traffic for loading RHS more than once

$$I_{\text{CRS}} = \frac{2}{12 + 24/N_{\text{nzr}} + \kappa} \frac{\text{Flops}}{\text{Byte}}$$
$$= \left(6 + \frac{12}{N_{\text{nzr}}} + \frac{\kappa}{2}\right)^{-1} \frac{\text{Flops}}{\text{Byte}}$$


- Expected performance = $b_{\rm S} \times I_{\rm CRS}$
- Determine κ by measuring performance and actual memory bandwidth
 - Maximum memory BW may not be achieved with spMVM



Analysis for HMeP matrix on Nehalem EP socket

- BW used by spMVM kernel $b = 18.1 \text{ GB/s} \rightarrow$ should get $\approx 2.66 \text{ Gflop/s}$ spMVM performance if $\kappa = 0$
- Measured spMVM performance = 2.25 Gflop/s
- Solve 2.25 Gflop/s = $b \times I_{CRS}$ for $\kappa \approx 2.5$


→ 37.5 extra bytes per row
 → RHS is loaded 6 times from memory
 → about 33% of BW goes into RHS



 Conclusion: Even if the roofline model does not work 100%, we can still learn something from the deviations



... on the example of spMVM with HMeP matrix




(c) RRZE 2013



DEMO





Case study: A 3D Jacobi smoother

The basics in two dimensions Roofline performance analysis and modeling

A Jacobi smoother



- Laplace equation in 2D: $\Delta \Phi = 0$


Solve with Dirichlet boundary conditions using Jacobi iteration scheme:

```
double precision, dimension(0:imax+1,0:kmax+1,0:1) :: phi
   integer :: t0,t1
  t0 = 0; t1 = 1
   do it = 1, itmax ! choose suitable number of sweeps
     do k = 1, kmax
                                                           Re-use when computing
       do i = 1, imax
                                                           phi(i+2,k,t1)
          ! four flops, one store, four loads
          phi(i,k,t1) = (phi(i+1,k,t0) + phi(i-1,k,t0))
                          + phi(i,k+1,t0) + phi(i,k-1,t0) ) * 0.25
       enddo
     enddo
                               Naive balance (incl. write allocate):
     ! swap arrays
          0 ; t0=t1 ; t1=i
                            phi(:,:,t0):3 LD +
   enddo
                              phi(:,:,t1):1 ST+1LD
                               \rightarrow B<sub>c</sub> = 5 W / 4 FLOPs = 1.25 W / F
WRITE ALLOCATE:
LD + ST phi(i,k,t1)
```

(c) RRZE 2013



Modern cache subsystems may further reduce memory traffic → "layer conditions"



If cache is large enough to hold at least 2 rows (shaded region): Each phi(:,:,t0) is loaded once from main memory and re-used 3 times from cache:

phi(:,:,t0): 1 LD + phi(:,:,t1): 1 ST+ 1LD $\rightarrow B_c = 3 W / 4 F = 0.75 W / F$

If cache is too small to hold one row: phi(:,:,t0): 2 LD + phi(:,:,t1): 1 ST + 1LD $\rightarrow B_c = 5 W / 4 F = 1.25 W / F$



Alternative implementation ("Macho FLOP version")

- MFlops/sec increases by 7/4 but time to solution remains the same
- Better metric (for many iterative stencil schemes): Lattice Site Updates per Second (LUPs/sec)

2D Jacobi example: Compute LUPs/sec metric via

$$P[LUPs / s] = \frac{it_{\max} \cdot i_{\max} \cdot k_{\max}}{T_{\text{wall}}}$$

(c) RRZE 2013

$2D \rightarrow 3D$




3D sweep:

- Best case balance: 1 LD phi(i,j,k+1,t0) 1 ST + 1 write allocate phi(i,j,k,t1) 6 flops \rightarrow B_c = 0.5 W/F (24 bytes/LUP)
- No 2-layer condition but 2 rows fit: B_c = 5/6 W/F (40 bytes/LUP)
- Worst case (2 rows do not fit):
 B_c = 7/6 W/F (56 bytes/LUP)

3D Jacobi solver

Performance of vanilla code on one Sandy Bridge chip (8 cores)





(c) RRZE 2013


- We have made sense of the memory-bound performance vs. problem size
 - "Layer conditions" lead to predictions of code balance
 - Achievable memory bandwidth is input parameter

- The model works only if the bandwidth is "saturated"
 - In-cache modeling is more involved

 Optimization == reducing the code balance by code transformations

See below






Data access optimizations

Case study: Optimizing the 3D Jacobi solver

Remember the 3D Jacobi solver on Sandy Bridge?






(c) RRZE 2013

FFEE

Assumptions:

- cache can hold 32 elements (16 for each array)
- Cache line size is 4 elements
- Perfect eviction strategy for source array




This element is needed for three more updates; but 29 updates happen before this element is used for the last time

(c) RRZE 2013

Assumptions:

- cache can hold 32 elements (16 for each array)
- Cache line size is 4 elements
- Perfect eviction strategy for source array




This element is needed for three more updates but has been evicted

(c) RRZE 2013





- Divide system into blocks
- Update block after block
- Same performance as if three complete rows of the systems fit into cache




Some excess traffic at boundaries may be unavoidable

```
(c) RRZE 2013
```

- Spatial blocking reorders traversal of data to account for the data update rule of the code
- →Elements stay sufficiently long in cache to be fully reused

→ Spatial blocking improves temporal locality!

(Continuous access in inner loop ensures spatial locality)



This element remains in cache until it is fully used (only 6 updates happen before last use of this element)

(c) RRZE 2013

Jacobi iteration (3D): Spatial blocking **Implementation:** loop over i-blocks do ioffset=1,imax,iblock loop over j-blocks do joffset=1,jmax,jblock do k=1, kmaxdo j=joffset, min(jmax,joffset+jblock-1) do i=ioffset, min(imax,ioffset+iblock-1) phi(i,j,k,t1) = (phi(i-1,j,k,t0)+phi(i+1,j,k,t0))+ ... + phi(i,j,k-1,t0)+phi(i,j,k+1,t0))/6.d0 enddo enddo enddo enddo $2 \cdot iblock \cdot jblock \cdot 8 byte \cdot #cores < (cache size)/2$ enddo


Guidelines:

- Blocking of inner loop levels (traversing continuously through main memory)
- Blocking sizes large enough to fulfill "layer condition"
- Cache size is a hard limit!
- Blocking loops may have some impact on ccNUMA page placement

(c) RRZE 2013

3D Jacobi solver (problem size 500³)

Blocking different loop levels (8 cores Sandy Bridge)



(c) RRZE 2013



Intel x86: NT stores are packed SIMD stores with 16-byte aligned address

- Sometimes hard to apply
- AMD x86: Scalar NT stores without alignment restrictions available

Options for using NT stores

- Let the compiler decide \rightarrow unreliable
- Use compiler options
 - Intel: -opt-streaming-stores never|always|auto
- Use compiler directives
 - Intel: !DEC\$ vector [non]temporal
 - Cray: !DIR\$ LOOP_INFO cache[_nt](...)
- Compiler must be able to "prove" that the use of SIMD and NT stores is "safe"!
 - "line update kernel" concept: Make critical loop its own subroutine



Line update kernel (separate compilation unit or -fno-inline):

```
subroutine jacobi_line(d,s,top,bottom,front,back,n)
integer :: n,i,start
double precision, dimension(*) :: d,s,top,bottom,front,back
double precision, parameter :: oos=1.d0/6.d0
!DEC$ VECTOR NONTEMPORAL
do i=2,n-1
        d(i) = oos*(s(i-1)+s(i+1)+top(i)+bottom(i)+front(i)+back(i))
        enddo
end subroutine
```


Main loop:

enddo enddo

3D Jacobi solver

Spatial blocking + nontemporal stores





(c) RRZE 2013



- "What part of the data comes from where" is a crucial question
- Avoiding slow data paths == re-establishing the most favorable layer condition
- Improved code showed the speedup predicted by the model
- Optimal blocking factor can be estimated
 - Be guided by the cache size the layer condition
 - No need for exhaustive scan of "optimization space"

Agenda



- Preliminaries
- Introduction to multicore architecture
 - Cores, caches, chips, sockets, ccNUMA, SIMD
- LIKWID tools
- Microbenchmarking for architectural exploration
 - Streaming benchmarks: throughput mode
 - Streaming benchmarks: work sharing
 - Roadblocks for scalability: Saturation effects and OpenMP overhead
- Lunch break
- Node-level performance modeling
 - The Roofline Model
 - Case study: 3D Jacobi solver and model-guided optimization
- Optimal resource utilization
 - SIMD parallelism
 - ccNUMA
 - Simultaneous multi-threading (SMT)
- Optional: The ECM multicore performance model




Optimal utilization of parallel resources

Exploiting SIMD parallelism and reading assembly code Simultaneous multi-threading (SMT): facts & myths Programming for ccNUMA memory architecture




- Single Instruction Multiple Data (SIMD) operations allow the concurrent execution of the same operation on "wide" registers.
- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit \rightarrow 2 double precision floating point operands
 - AVX: register width = 256 Bit \rightarrow 4 double precision floating point operands
- Adding two registers holding double precision floating point operands



(c) RRZE 2013

SIMD processing – Basics

Steps (done by the compiler) for "SIMD processing"



(c) RRZE 2013





No SIMD vectorization for loops with data dependencies:

for(int i=0; i<n;i++)
 A[i]=A[i-1]*s;</pre>

Pointer aliasing" may prevent SIMDfication

```
void scale_shift(double *A, double *B, double *C, int n) {
    for(int i=0; i<n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```

• C/C++ allows that $\mathbf{A} \rightarrow \&C[-1]$ and $\mathbf{B} \rightarrow \&C[-2]$ $\rightarrow C[i] = C[i-1] + C[i-2]$: dependency $\rightarrow No SIMD$

If "pointer aliasing" is not used, tell it to the compiler, e.g. use -fno-alias switch for Intel compiler → SIMD



Reading x86 assembly code and exploting SIMD parallelism

Understanding SIMD execution by inspecting assembly code SIMD vectorization how-to Intel compiler options and features for SIMD Sparse MVM part 3: SIMD-friendly data layouts



Why check the assembly code?

- Sometimes the only way to make sure the compiler "did the right thing"
 - Example: "LOOP WAS VECTORIZED" message is printed, but Loads & Stores may still be scalar!
- Get the assembler code (Intel compiler): icc -S -O3 -xHost triad.c -o a.out
- Disassemble Executable:
 - objdump -d ./a.out | less

The x86 ISA is documented in:

Intel Software Development Manual (SDM) 2A and 2B AMD64 Architecture Programmer's Manual Vol. 1-5



```
16 general Purpose Registers (64bit):
rax, rbx, rcx, rdx, rsi, rdi, rsp, rbp, r8-r15
alias with eight 32 bit register set:
eax, ebx, ecx, edx, esi, edi, esp, ebp
```

Floating Point SIMD Registers:

xmm0-xmm15	SSE (128bit)	alias with 256-bit registers
ymm0-ymm15	AVX (256bit)	

SIMD instructions are distinguished by:AVX (VEX) prefix:vOperation:mul, add, movModifier:nontemporal (nt), unaligned (u), aligned

Modifier:	nontemporal (nt), unaligned (u), aligned (a), high (h)
Width:	scalar (s), packed (p)
Data type:	single (s), double (d)


Case Study: Simplest code for the summation of the elements of a vector (single precision)



```
float sum = 0.0;
```

```
for (int j=0; j<size; j++) {
    sum += data[j];
}</pre>
```


To get object code use objdump -d on object file or executable or compile with -S



(c) RRZE 2013

Summation code (single precision): Improvements





Alternatives:

- The compiler does it for you (but: aliasing, alignment, language)
- Compiler directives (pragmas)
- Alternative programming models for compute kernels (OpenCL, ispc)
- Intrinsics (restricted to C/C++)
- Implement directly in assembler

To use intrinsics the following headers are available:

- xmmintrin.h (SSE)
- pmmintrin.h (SSE2)
- immintrin.h (AVX)
- x86intrin.h (all instruction set extensions)
- See next slide for an example

Example: array summation using C intrinsics (SSE, single precision)



_m128 sum0, sum1, sum2, sum3;

__m128 t0, t1, t2, t3;

float scalar_sum;

- sum0 = _mm_setzero_ps();
- sum1 = _mm_setzero_ps();
- sum2 = mm setzero ps();
- sum3 = _mm_setzero_ps();

for (int j=0; j<size; j+=16) {
 t0 = _mm_loadu_ps(data+j);
 t1 = _mm_loadu_ps(data+j+4);
 t2 = _mm_loadu_ps(data+j+8);
 t3 = _mm_loadu_ps(data+j+12);
 sum0 = _mm_add_ps(sum0, t0);
 sum1 = _mm_add_ps(sum1, t1);
 sum2 = _mm_add_ps(sum2, t2);
 sum3 = _mm_add_ps(sum3, t3);
}</pre>

- sum0 = _mm_add_ps(sum0, sum1); sum0 = _mm_add_ps(sum0, sum2); sum0 = _mm_add_ps(sum0, sum3);
- sum0 = _mm_hadd_ps(sum0, sum0);
- sum0 = _mm_hadd_ps(sum0, sum0);
- _mm_store_ss(&scalar_sum, sum0);

(c) RRZE 2013

Example: array summation from intrinsics, instruction code



14:	0f 57 c9	xorps	%xmm1,%xmm1	
17:	31 c0	xor	%eax,%eax	
19:	0f 28 d1	movaps	%xmm1,%xmm2	
1c:	0f 28 c1	movaps	%xmm1,%xmm0	
1f:	0f 28 d9	movaps	%xmm1,%xmm3	
22:	66 Of 1f 44 00 00	nopw	0x0(%rax,%rax,1)	
28:	0f 10 3e	movups	(%rsi),%xmm7	
2b:	0f 10 76 10	movups	0x10(%rsi),%xmm6	
2f:	0f 10 6e 20	movups	0x20(%rsi),%xmm5	
33:	0f 10 66 30	movups	0x30(%rsi),%xmm4	
37:	83 c0 10	add	\$0x10,%eax	
3a:	48 83 c6 40	add	\$0x40,%rsi	
3e:	0f 58 df	addps	%xmm7,%xmm3	
41:	0f 58 c6	addps	%xmm6,%xmm0	
44:	0f 58 d5	addps	%xmm5,%xmm2	
47:	0f 58 cc	addps	%xmm4,%xmm1	
4a:	39 c7	cmp	<pre>%eax,%edi</pre>	
4c:	77 da	ja	<pre>28 <compute_sum_sse+0x18></compute_sum_sse+0x18></pre>	Loop body
4e:	0f 58 c3	addps	%xmm3,%xmm0	
51:	0f 58 c2	addps	%xmm2,%xmm0	
54:	0f 58 c1	addps	%xmm1,%xmm0	
57:	f2 0f 7c c0	haddps	%xmm0,%xmm0	
5b:	f2 0f 7c c0	haddps	%xmm0,%xmm0	
5f:	c3	retq		

(c) RRZE 2013



- Intel compiler will try to use SIMD instructions when enabled to do so
 - "Poor man's vector computing"
 - Compiler can emit messages about vectorized loops (not by default):

```
plain.c(11): (col. 9) remark: LOOP WAS VECTORIZED.
```

- Use option -vec_report3 to get full compiler output about which loops were vectorized and which were not and why (data dependencies!)
- Some obstructions will prevent the compiler from applying vectorization even if it is possible
- You can use source code directives to provide more information to the compiler



- The compiler will vectorize starting with -02.
- To enable specific SIMD extensions use the –x option:

```
    -xSSE2 vectorize for SSE2 capable machines
    Available SIMD extensions:
    SSE2, SSE3, SSE3, SSE4.1, SSE4.2, AVX
```

-xAVX on Sandy Bridge processors

Recommended option:

-xHost will optimize for the architecture you compile on

On AMD Opteron: use plain –o3 as the –x options may involve CPU type checks.



Controlling non-temporal stores (part of the SIMD extensions)

-opt-streaming-stores always|auto|never

- **always** use NT stores, assume application is memory bound (use with caution!)
- auto compiler decides when to use NT stores
- **never** do not use NT stores unless activated by source code directive



- 1. Countable
- 2. Single entry and single exit
- 3. Straight line code
- 4. No function calls (exception intrinsic math functions)

Better performance with:

- **1.** Simple inner loops with unit stride
- 2. Minimize indirect addressing
- 3. Align data structures (SSE 16 bytes, AVX 32 bytes)
- 4. In C use the restrict keyword for pointers to rule out aliasing

Obstacles for vectorization:

- Non-contiguous memory access
- Data dependencies

- Since Intel Compiler 12.0 the simd pragma is available
- #pragma simd enforces vectorization where the other pragmas fail
- Prerequesites:
 - Countable loop
 - Innermost loop
 - Must conform to for-loop style of OpenMP worksharing constructs
- There are additional clauses: reduction, vectorlength, private
- Refer to the compiler manual for further details

```
#pragma simd reduction(+:x)
for (int i=0; i<n; i++) {
    x = x + A[i];
}</pre>
```

 NOTE: Using the #pragma simd the compiler may generate incorrect code if the loop violates the vectorization rules!



Alignment issues

 Alignment of arrays with SSE (AVX) should be on 16-byte (32-byte) boundaries to allow packed aligned loads and NT stores (for Intel processors)

• AMD has a scalar nontemporal store instruction

- Otherwise the compiler will revert to unaligned loads and not use NT stores – even if you say vector nontemporal
- Modern x86 CPUs have less (not zero) impact for misaligned LD/ST, but Xeon Phi relies heavily on it!
- How is manual alignment accomplished?

```
    Dynamic allocation of aligned memory
(align = alignment boundary):
```

```
#define _XOPEN_SOURCE 600
#include <stdlib.h>
```




Case study: OpenMP-parallel sparse matrix-vector multiplication (part 3)

SIMD-friendly data layouts for sparse matrices

M. Kreutzer, G. Hager, G. Wellein, H. Fehske, and A. R. Bishop: A unified sparse matrix data format for modern processors with wide SIMD units. Submitted. Preprint: <u>arXiv:1307.6209</u>


Programming for heterogeneous systems: A unified code for CPU and Accelerators?



(c) RRZE 2013

Programming for heterogeneous systems: A unified code for CPU and Accelerators?






The data format is the key to performance!

Potential speed up based on memory bandwidth (BW)

(c) RRZE 2013




- Size of slices ~ warp sizes (slice=32 rows)
- Padding of data structures for load coalescing
- Sort within blocks (multiple slices) according to nonzeros per row (JDS format vector computers!) → reduce padding overhead

SIMD CPUs:

 Choose size of slices appropriately for x86 processors with SSE or AVX (slice=4) and Intel Xeon Phi (slice=16)

A unified data format CPU and Accelerators!

 Vectorizable code + vectorizable data structures are (often) beneficial for modern compute devices!



		Data format	dlr1	rrze3	RM07R	Rel. BW to 1 CPU
$\begin{array}{c c} & \mathbf{r} \\ \mathbf{r} $	Intel Xeon E5-2690	CRS	7.1 GF/s	5.3 GF/s	6.9 GF/s	1
O Memory Interface		SELL-256	7.2 GF/s	5.3 GF/s	6.9 GF/s	
	NVIDIA Tesla K20	CRS	1.3 GF/s	1.6 GF/s	1.8 GF/s	4
		SELL-256	23.0 GF/s	16.1 GF/s	21.0 GF/s	
er ann	Intel Xeon Phi 5110P	CRS	18.9 GF/s	5.9 GF/s	16.9 GF/s	4
9 - 3 3		SELL-256	21.3 GF/s	13.5 GF/s	19.2 GF/s	4

→ Speed-up of K20 or Phi vs. 2-socket CPU compute node ~ 1.5X


(c) RRZE 2013

SC13 Tutorial

ion

Accelerators and SIMD CPUs:

- New frameworks / tools may provide code portability,...
- but portable performance will remain the challenge
- Back to the roots: Vectorized codes / data structures
- Memory bound codes: Vectorization ← → Multicore parallel



(c) RRZE 2013






Efficient parallel programming on ccNUMA nodes

Performance characteristics of ccNUMA nodes First touch placement policy C++ issues ccNUMA locality and dynamic scheduling ccNUMA locality beyond first touch

ccNUMA:

- Whole memory is transparently accessible by all processors
- but physically distributed
- with varying bandwidth and latency
- and potential contention (shared memory paths)
- How do we make sure that memory access is always as "local" and "distributed" as possible?




 Page placement is implemented in units of OS pages (often 4kB, possibly more)



Cray XE6 Interlagos node 4 chips, two sockets, 8 threads per ccNUMA domain

ccNUMA map: Bandwidth penalties for remote access

- Run 8 threads per ccNUMA domain (1 chip)
- Place memory in different domain \rightarrow 4x4 combinations
- STREAM triad benchmark using nontemporal stores




(c) RRZE 2013





General rule:

The more ccNUMA domains, the larger the non-local access penalty





numact1 can influence the way a binary maps its memory pages:

```
numactl --membind=<nodes> a.out  # map pages only on <nodes>
    --preferred=<node> a.out  # map pages on <node>
    # and others if <node> is full
    --interleave=<nodes> a.out  # map pages round robin across
    # all <nodes>
```

Examples:

```
for m in `seq 0 3`; do
    for c in `seq 0 3`; do
    env OMP_NUM_THREADS=8 \
        numactl --membind=$m --cpunodebind=$c ./stream
    enddo
enddo
```

But what is the default without numactl?

```
(c) RRZE 2013
```



"Golden Rule" of ccNUMA:


A memory page gets mapped into the local memory of the processor that first touches it!

- Except if there is not enough local memory available
- This might be a problem, see later
- **Caveat:** "touch" means "write", not "allocate"
- **Example:**

mapped here yet

Memory not

double *huge = (double*)malloc(N*sizeof(double));




It is sufficient to touch a single item to map the entire page

Coding for ccNUMA data locality



Most simple case: explicit initialization




(c) RRZE 2013

Coding for ccNUMA data locality



 Sometimes initialization is not so obvious: I/O cannot be easily parallelized, so "localize" arrays before I/O



(c) RRZE 2013



- Required condition: OpenMP loop schedule of initialization must be the same as in all computational loops
 - Only choice: static! Specify explicitly on all NUMA-sensitive loops, just to be sure...
 - Imposes some constraints on possible optimizations (e.g. load balancing)
 - Presupposes that all worksharing loops with the same loop length have the same thread-chunk mapping
 - If dynamic scheduling/tasking is unavoidable, more advanced methods may be in order
 - See below

How about global objects?

- Better not use them
- If communication vs. computation is favorable, might consider properly placed copies of global data
- C++: Arrays of objects and std::vector<> are by default initialized sequentially
 - STL allocators provide an elegant solution



- If your code is cache-bound, you might not notice any locality problems
- Otherwise, bad locality limits scalability at very low CPU numbers (whenever a node boundary is crossed)
 - If the code makes good use of the memory interface
 - But there may also be a general problem in your code...
- Running with numactl --interleave might give you a hint
 - See later
- Consider using performance counters
 - LIKWID-perfctr can be used to measure nonlocal memory accesses
 - Example for Intel Westmere dual-socket system (Core i7, hex-core):


env OMP_NUM_THREADS=12 likwid-perfctr -g MEM -C N:0-11 ./a.out

(c) RRZE 2013

Using performance counters for diagnosing bad ccNUMA access locality



Intel Westmere EP node (2x6 cores):



(c) RRZE 2013

If all fails...



- Even if all placement rules have been carefully observed, you may still see nonlocal memory traffic. Reasons?
 - Program has erratic access patters → may still achieve some access parallelism (see later)
 - OS has filled memory with buffer cache data:

numactl --hardware # idle node! available: 2 nodes (0-1) node 0 size: 2047 MB node 0 free: 906 MB node 1 size: 1935 MB node 1 free: 1798 MB


top - 14:18:25 up 92 days, 6:07, 2 users, load average: 0.00, 0.02, 0.00 Mem: 4065564k total, 1149400k used, 2716164k free, 43388k buffers Swap: 2104504k total, 2656k used, 2101848k free, 1038412k cached

(c) RRZE 2013

ccNUMA problems beyond first touch: Buffer cache

OS uses part of main memory for disk buffer (FS) cache

- If FS cache fills part of memory, apps will probably allocate from foreign domains
- non-local access!
- "sync" is not sufficient to drop buffer cache blocks



Remedies

- Drop FS cache pages after user job has run (admin's job)
 - seems to be automatic after aprun has finished on Crays
- User can run "sweeper" code that allocates and touches all physical memory before starting the real application
- numactl tool or aprun can force local allocation (where applicable)
- Linux: There is no way to limit the buffer cache size in standard kernels





ccNUMA problems beyond first touch: Buffer cache



Real-world example: ccNUMA and the Linux buffer cache Benchmark:

- 1. Write a file of some size from LD0 to disk
- 2. Perform bandwidth benchmark using all cores in LD0 and maximum memory installed in LD0





ccNUMA placement and erratic access patterns



 Sometimes access patterns are just not nicely grouped into contiguous chunks:

```
double precision :: r, a(M)
!$OMP parallel do private(r)
do i=1,N
    call RANDOM_NUMBER(r)
    ind = int(r * M) + 1
    res(i) = res(i) + a(ind)
enddo
!OMP end parallel do
```


 Or you have to use tasking/dynamic scheduling:

```
!$OMP parallel
!$OMP single
do i=1,N
    call RANDOM_NUMBER(r)
    if(r.le.0.5d0) then
!$OMP task
      call do_work_with(p(i))
!$OMP end task
    endif
enddo
!$OMP end single
!$OMP end parallel
```

In both cases page placement cannot easily be fixed for perfect parallel access



- Worth a try: Interleave memory across ccNUMA domains to get at least some parallel access
 - 1. Explicit placement:




Fine-grained program-controlled placement via libnuma (Linux)
using, e.g., numa_alloc_interleaved_subset(),
numa alloc interleaved() and others

The curse and blessing of interleaved placement: *OpenMP STREAM on a Cray XE6 Interlagos node*




- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



(c) RRZE 2013



- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



(c) RRZE 2013

Identify the problem

- Is ccNUMA an issue in your code?
- Simple test: run with numactl --interleave

Apply first-touch placement

- Look at initialization loops
- Consider loop lengths and static scheduling
- C++ and global/static objects may require special care

If dynamic scheduling cannot be avoided

Consider round-robin placement

Buffer cache may impact proper placement

- Kick your admins
- or apply sweeper code
- If available, use runtime options to force local placement

(c) RRZE 2013





DEMO






Simultaneous multithreading (SMT)

Principles and performance impact SMT vs. independent instruction streams Facts and fiction SMT Makes a single physical core appear as two or more "logical" cores → multiple threads/processes run concurrently



SMT principle (2-way example):




(c) RRZE 2013

SMT impact

- **FF2E**
- SMT is primarily suited for increasing processor throughput
 - With multiple threads/processes running concurrently
- Scientific codes tend to utilize chip resources quite well
 - Standard optimizations (loop fusion, blocking, ...)
 - High data and instruction-level parallelism
 - Exceptions do exist

SMT is an important topology issue


- SMT threads share almost all core resources
 - Pipelines, caches, data paths
- Affinity matters!
- If SMT is not needed
 - pin threads to physical cores
 - or switch it off via BIOS etc.



(c) RRZE 2013

SMT impact


- SMT adds another layer of topology (inside the physical core)
- Caveat: SMT threads share all caches!
- Possible benefit: Better pipeline throughput
 - Filling otherwise unused pipelines
 - Filling pipeline bubbles with other thread's executing instructions:



- Beware: Executing it all in a single thread (if possible) may reach the same goal without SMT:
- do i=1,N
 a(i) = a(i-1)*c
 b(i) = s*b(i-2)+d
 enddo

(c) RRZE 2013


enddo SC13 Tutorial



Simultaneous recursive updates with SMT



Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT MULT Pipeline depth: 5 stages \rightarrow 1 F / 5 cycles for recursive update




(c) RRZE 2013

Simultaneous recursive updates with SMT



Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT MULT Pipeline depth: 5 stages → 1 F / 5 cycles for recursive update




5 independent updates on a single thread do the same job!

(c) RRZE 2013



Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT Pure update benchmark can be vectorized \rightarrow 2 F / cycle (store limited)



(c) RRZE 2013

(c) RRZE 2013

SC13 Tutorial

A(2)*c

A(7)*d

B(2)*c

Thread 0: do i=1,NA(i) = A(i-1) * cB(i) = B(i-1) * denddo B(7)*d

Thread 1: do i=1,N A(i) = A(i-1) * cB(i) = B(i-1) * denddo



SMT myths: Facts and fiction (1)

Myth: "If the code is compute-bound, then the functional units should be saturated and SMT should show no improvement."

Truth

- 1. A compute-bound loop does not necessarily saturate the pipelines; dependencies can cause a lot of bubbles, which may be filled by SMT threads.
- 2. If a pipeline is already full, SMT will not improve its utilization



MULT pipe


SMT myths: Facts and fiction (2)

- Myth: "If the code is memory-bound, SMT should help because it can fill the bubbles left by waiting for data from memory."
- Truth:
 - 1. If the maximum memory bandwidth is already reached, SMT will not help since the relevant resource (bandwidth) is exhausted.

 7000
 2 F/cycle

 6000
 4(i)=A(i)*s [SIMD]
 - 2. If the relevant bottleneck is not exhausted, SMT may help since it can fill bubbles in the LOAD pipeline.

This applies also to other "relevant bottlenecks!"



(c) RRZE 2013



SMT myths: Facts and fiction (3)




 Myth: "SMT can help bridge the latency to memory (more outstanding references)."

Truth:

Outstanding references may or may not be bound to SMT threads; they may be a resource of the memory interface and shared by all threads. The benefit of SMT with memory-bound code is usually due to better utilization of the pipelines so that less time gets "wasted" in the cache hierarchy.

See also the "ECM Performance Model" later on.





Goals for optimization:

- 1. Map your work to an instruction mix with highest throughput using the most effective instructions.
- 2. Reduce data volume over slow data paths fully utilizing available bandwidth.
- 3. Avoid possible hazards/overhead which prevent reaching goals one and two.

Agenda



- Preliminaries
- Introduction to multicore architecture
 - Cores, caches, chips, sockets, ccNUMA, SIMD
- LIKWID tools
- Microbenchmarking for architectural exploration
 - Streaming benchmarks: throughput mode
 - Streaming benchmarks: work sharing
 - Roadblocks for scalability: Saturation effects and OpenMP overhead
- Lunch break
- Node-level performance modeling
 - The Roofline Model
 - Case study: 3D Jacobi solver and model-guided optimization
- Optimal resource utilization
 - SIMD parallelism
 - ccNUMA
 - Simultaneous multi-threading (SMT)

Optional: The ECM multicore performance model



Multicore Scaling: The ECM Model

Improving the Roofline Model


See Poster → "Pattern-Driven Node-Level Performance Engineering" (Tomorrow 5:15pm – 7pm)



Assumes one of two bottlenecks


- 1. In-core execution
- 2. Bandwidth of a single hierarchy level
- Latency effects are not modeled → pure data streaming assumed
- In-core execution is sometimes hard to model

- Saturation effects in multicore chips are not explained
 - ECM model gives more insight




ECM Model


- ECM = "Execution-Cache-Memory"
- Assumptions:
- Single-core execution time is composed of
 - 1. In-core execution
 - 2. Data transfers in the memory hierarchy
- Data transfers may or may not overlap with each other or with in-core execution
- Scaling is linear until the relevant bottleneck is reached
- Input:
- Same as for Roofline
- + data transfer times in hierarchy






- REPEAT[A(:) = B(:) + C(:) * D(:)] @ double precision
- Analysis for Sandy Bridge core w/ AVX (unit of work: 1 cache line)





Full vs. partial vs. no overlap



(c) RRZE 2013

SC13 Tutorial

ational




Identify relevant bandwidth bottlenecks

- L3 cache
- Memory interface


Scale single-thread performance until first bottleneck is hit:

$$P(t) = \min(tP_0, P_{roof}), \text{ with } P_{roof} = \min(P_{max}, I \cdot b_S)$$




ECM prediction vs. measurements for A(:)=B(:)+C(:)*D(:) on a Sandy Bridge socket (no-overlap assumption)






ECM prediction vs. measurements for A(:)=B(:)+C(:)/D(:)on a Sandy Bridge socket (full overlap assumption)







Remember the sequential vector triad?



(c) RRZE 2013



- Find out about optimization opportunities
- Save energy by letting cores idle \rightarrow see power model later on
- Putting idle cores to better use → asynchronous communication, functional parallelism

ECM correctly describes several effects

- Saturation for memory-bound loops
- Diminishing returns of in-core optimizations for far-away data
- Parallelism heals bad sequential code (sometimes...)

Simple models work best. Do not try to complicate things unless it is really necessary!

Possible extensions to the ECM model

- Accommodate latency effects
- Model simple "architectural hazards"



Tutorial conclusion



Multicore architecture == multiple complexities

- Affinity matters \rightarrow pinning/binding is essential
- Bandwidth bottlenecks \rightarrow inefficiency is often made on the chip level
- Topology dependence of performance features \rightarrow know your hardware!

Put cores to good use

- Bandwidth bottlenecks \rightarrow surplus cores \rightarrow functional parallelism!?
- Shared caches → fast communication/synchronization → better implementations/algorithms?

Simple modeling techniques help us

- ... understand the limits of our code on the given hardware
- ... identify optimization opportunities
- I learn more, especially when they do not work!

Simple tools get you 95% of the way

e.g., LIKWID tool suite. Best tool: your brain!



Moritz Kreutzer Markus Wittmann Thomas Zeiser Michael Meier





Bundesministerium für Bildung und Forschung

> hpcADD FEPA SKALB

THANK YOU.

(c) RRZE 2013

Presenter Biographies

Georg Hager holds a PhD in computational physics from the University of Greifswald. He has been working with high performance systems since 1995, and is now a senior research scientist in the HPC group at Erlangen Regional Computing Center (RRZE). Recent research includes architecture-specific optimization for current microprocessors, performance modeling on processor and system levels, and the efficient use of hybrid parallel systems. See his blog at http://blogs.fau.de/hager for current activities, publications, and talks.

Jan Treibig holds a PhD in Computer Science from the University of Erlangen. He is now a postdoctoral researcher in the HPC Services group at Erlangen Regional Computing Center (RRZE). His current research revolves around architecture-specific and low-level optimization for current processor architectures, performance modeling on processor and system levels, and programming tools. He is the developer of LIKWID, a collection of lightweight performance tools. In his daily work he is involved in all aspects of user support in High Performance Computing: training, code parallelization, profiling and optimization, and the evaluation of novel computer architectures.

Gerhard Wellein holds a PhD in solid state physics from the University of Bayreuth and is a professor at the Department for Computer Science at the University of Erlangen. He leads the HPC group at Erlangen Regional Computing Center (RRZE) and has more than ten years of experience in teaching HPC techniques to students and scientists from computational science and engineering programs. His research interests include solving large sparse eigenvalue problems, novel parallelization approaches, performance modeling, and architecture-specific optimization.









Abstract



- SC13 tutorial: The Practitioner's Cookbook for Good Parallel Performance on Multi- and Many-Core Systems
- Presenter(s): Georg Hager, Jan Treibig, Gerhard Wellein

ABSTRACT:

The advent of multi- and many-core chips has led to a further opening of the gap between peak and application performance for many scientific codes. This trend is accelerating as we move from petascale to exascale. Paradoxically, bad node-level performance helps to "efficiently" scale to massive parallelism, but at the price of increased overall time to solution. If the user cares about time to solution on any scale, optimal performance on the node level is often the key factor. Also, the potential of node-level improvements is widely underestimated, thus it is vital to understand the performance-limiting factors on modern hardware. We convey the architectural features of current processor chips, multiprocessor nodes, and accelerators, as well as the performance properties of the dominant MPI and OpenMP programming models, as far as they are relevant for the practitioner. Peculiarities like SIMD vectorization, shared vs. separate caches, bandwidth bottlenecks, and ccNUMA characteristics are introduced, and the influence of system topology and affinity on the performance of typical parallel programming constructs is demonstrated. Performance engineering is introduced as a powerful tool that helps the user assess the impact of possible code optimizations by establishing models for the interaction of the software with the hardware.



Books:

- G. Hager and G. Wellein: Introduction to High Performance Computing for Scientists and Engineers. CRC Computational Science Series, 2010. ISBN 978-1439811924
 Papers:
- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, and A. R. Bishop: A unified sparse matrix data format for modern processors with wide SIMD units. Submitted. Preprint: <u>arXiv:1307.6209</u>
- G. Hager, J. Treibig, J. Habich and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Accepted for Computation and Concurrency: Practice and Experience. Preprint: <u>arXiv:1208.2908</u>
- J. Treibig, G. Hager and G. Wellein: Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering. Workshop on Productivity and Performance (PROPER 2012) at Euro-Par 2012, August 28, 2012, Rhodes Island, Greece. Preprint: <u>arXiv:1206.3738</u>
- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, A. Basermann and A. R. Bishop: Sparse Matrix-vector Multiplication on GPGPU Clusters: A New Storage Format and a Scalable Implementation. Workshop on Large-Scale Parallel Processing 2012 (LSPP12), DOI: 10.1109/IPDPSW.2012.211
- J. Treibig, G. Hager, H. Hofmann, J. Hornegger and G. Wellein: Pushing the limits for medical image reconstruction on recent standard multicore processors. International Journal of High Performance Computing Applications, (published online before print). <u>DOI: 10.1177/1094342012442424</u>



Papers continued:

 G. Wellein, G. Hager, T. Zeiser, M. Wittmann and H. Fehske: Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. Proc. COMPSAC 2009.

DOI: 10.1109/COMPSAC.2009.82

- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
 DOI: 10.1142/S0129626410000296. Preprint: arXiv:1006.3148
- J. Treibig, G. Hager and G. Wellein: LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. Proc. <u>PSTI2010</u>, the First International Workshop on Parallel Software Tools and Tool Infrastructures, San Diego CA, September 13, 2010. <u>DOI: 10.1109/ICPPW.2010.38</u>. Preprint: <u>arXiv:1004.4431</u>
- G. Schubert, H. Fehske, G. Hager, and G. Wellein: Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems. Parallel Processing Letters 21(3), 339-358 (2011).
 <u>DOI: 10.1142/S0129626411000254</u>
- J. Treibig, G. Wellein and G. Hager: Efficient multicore-aware parallelization strategies for iterative stencil computations. Journal of Computational Science 2 (2), 130-137 (2011). <u>DOI 10.1016/j.jocs.2011.01.010</u>



Papers continued:

- J. Habich, T. Zeiser, G. Hager and G. Wellein: Performance analysis and optimization strategies for a D3Q19 Lattice Boltzmann Kernel on nVIDIA GPUs using CUDA. Advances in Engineering Software and Computers & Structures 42 (5), 266–272 (2011). DOI: 10.1016/j.advengsoft.2010.10.007
- J. Treibig, G. Hager and G. Wellein: Multicore architectures: Complexities of performance prediction for Bandwidth-Limited Loop Kernels on Multi-Core Architectures. <u>DOI: 10.1007/978-3-642-13872-0_1</u>, Preprint: <u>arXiv:0910.4865</u>.
- G. Hager, G. Jost, and R. Rabenseifner: Communication Characteristics and Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-core SMP Nodes. In: Proceedings of the Cray Users Group Conference 2009 (CUG 2009), Atlanta, GA, USA, May 4-7, 2009. <u>PDF</u>
- R. Rabenseifner and G. Wellein: Communication and Optimization Aspects of Parallel Programming Models on Hybrid Architectures. International Journal of High Performance Computing Applications 17, 49-62, February 2003. DOI:10.1177/1094342003017001005

HPC textbook

Georg Hager and Gerhard Wellein: Introduction to High Performance Computing for Scientists and Engineers

CRC Press, ISBN 978-1439811924 356 pages July 2010


"Georg Hager and Gerhard Wellein have developed a very approachable introduction to high performance computing for scientists and engineers. Their style and descriptions are easy to read and follow. ... This book presents a balanced treatment of the theory, technology,

architecture, and software for modern high performance computers and the use of high performance computing systems. The focus on scientific and engineering problems makes it both educational and unique. I highly recommend this timely book for scientists and engineers. I believe it will benefit many readers and provide a fine reference."

— From the Foreword by Jack Dongarra, University of Tennessee, Knoxville, USA

Chapman & Hall/CRC Computational Science Series

Introduction to High Performance Computing for Scientists and Engineers



Georg Hager & Gerhard Wellein: Introduction to High Performance Computing for Scientists and Engineers

- Covers basic sequential optimization strategies and the dominating parallelization paradigms, including shared-memory parallelization with OpenMP and distributed-memory parallel programming with MPI
- Highlights the importance of performance modeling of applications on all levels of a system's architecture
- Contains numerous case studies drawn from the authors' invaluable experiences in HPC user support, performance optimization, and benchmarking
- Explores important contemporary concepts, such as multicore architecture and affinity issues
- Includes code examples in Fortran and, if relevant, C and C++
- Provides end-of-chapter exercises with solutions in an appendix
- http://www.hpc.rrze.uni-erlangen.de/HPC4SE/



Introduction to High Performance Computing for Scientists and Engineers

Contents

Modern Processors

Stored-program computer architecture General-purpose cache-based microprocessor architecture Memory hierarchies Multicore processors Multithreaded processors Vector processors

 Basic Optimization Techniques for Serial Code Scalar profiling Common sense optimizations Simple measures, large impact The role of compilers

C++ optimizations

Data Access Optimization
 Balance analysis and lightspeed estimates
 Storage order
 Case study: The Jacobi algorithm
 Case study: Dense matrix transpose
 Algorithm classification and access
 optimizations
 Case study: Sparse matrix-vector multiply

Parallel Computers

 Taxonomy of parallel computing paradigms
 Shared-memory computers
 Distributed-memory computers
 Hierarchical (hybrid) systems
 Networks

- Basics of Parallelization
 Why parallelize?
 Parallelism
 Parallel scalability
- Shared-Memory Parallel Programming with OpenMP
 Short introduction to OpenMP
 Case study: OpenMP-parallel Jacobi algorithm
 Advanced OpenMP: Wavefront parallelization

Efficient OpenMP Programming Profiling OpenMP programs Performance pitfalls Case study: Parallel sparse matrix-vector multiply

Introduction to High Performance Computing for Scientists and Engineers

Contents continued

Locality Optimizations on ccNUMA Architectures

Locality of access on ccNUMA Case study: ccNUMA optimization of sparse MVM Placement pitfalls ccNUMA issues with C++

Distributed-Memory Parallel Programming with MPI

Message passing A short introduction to MPI Example: MPI parallelization of a Jacobi solver

Efficient MPI Programming MPI performance tools Communication parameters Synchronization, serialization, contention Reducing communication overhead Understanding intranode point-to-point communication

 Hybrid Parallelization with MPI and OpenMP Basic MPI/OpenMP programming models MPI taxonomy of thread interoperability Hybrid decomposition and mapping Potential benefits and drawbacks of hybrid programming

- Appendix A: Topology and Affinity in Multicore Environments
- Appendix B: Solutions to the Problems
- Bibliography
- Index