

Basics of performance modeling for numerical applications: Roofline model and beyond

Georg Hager, Jan Treibig, Gerhard Wellein

SPPEXA PhD Seminar RRZE April 30, 2014



Prelude: Scalability 4 the win!



Lore 1

In a world of highly parallel computer architectures only highly scalable codes will survive

Lore 2

Single core performance no longer matters since we have so many of them and use scalable codes





(c) RRZE 2014

Scalability Myth: Code scalability is the key issue





(c) RRZE 2014



- Do I understand the performance behavior of my code?
 - Does the performance match a model I have made?
- What is the optimal performance for my code on a given machine?
 - High Performance Computing == Computing at the bottleneck
- Can I change my code so that the "optimal performance" gets higher?
 - Circumventing/ameliorating the impact of the bottleneck
- My model does not work what's wrong?
 - This is the good case, because you learn something
 - Performance monitoring / microbenchmarking may help clear up the situation

An example from physics



Newtonian mechanics



Fails @ small scales!

Consequences

- If models fail, we learn more
- A simple model can get us very far before we need to refine

Nonrelativistic quantum mechanics



 $i\hbar \frac{\partial}{\partial t}\psi(\vec{r},t) = H\psi(\vec{r},t)$

Fails @ even smaller scales!



Relativistic quantum field theory

$U(1)_Y \otimes SU(2)_L \otimes SU(3)_c$

(c) RRZE 2014



A little bit of modern computer architecture

Core Data transfer Topology Bottlenecks

A typical modern processor core





 Similar design on all modern systems

(c) RRZE 2014



- How does data travel from memory to the CPU and back?
- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
 CL transfer required

Example: Array copy A(:)=C(:)





Parallel and shared resources within a shared-memory node



Parallel resources:

- Execution/SIMD units 1
- Cores
- Inner cache levels 3
- Sockets / ccNUMA domains 4
- Multiple accelerators 5

Shared resources ("bottlenecks"):

- Outer cache level per socket
- Memory bus per socket 7
- Intersocket link 8
- PCIe bus(es) 9
- Other I/O resources 10

Where is the bottleneck for your application?



"Simple" performance modeling: The Roofline Model

Loop-based performance modeling: Execution vs. data transfer Example: A 3D Jacobi solver Model-guided optimization

Prelude: Modeling customer dispatch in a bank





(c) RRZE 2014



How fast can tasks be processed? *P* [tasks/sec]

The bottleneck is either

- The service desks (max. tasks/sec)
- The revolving door (max. customers/sec)

$$P = \min(P_{\max}, I \cdot b_S)$$

This is the "Roofline Model"

- High intensity: P limited by "execution"
- Low intensity: P limited by "bottleneck"





- 1. P_{max} = Applicable peak performance of a loop, assuming that data comes from L1 cache (this is not necessarily P_{peak})
- 2. *I* = Computational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
 - Code balance $B_{\rm C} = I^{-1}$
- 3. $b_s = Applicable peak bandwidth of the slowest data path utilized$



¹W. Schönauer: <u>Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers</u>. (2000) ²S. Williams: <u>Auto-tuning Performance on Multicore Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)



```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i]
}
```

How many cycles to process one 64-byte cache line (one core)?

64byte = equivalent to 8 scalar iterations or **2** AVX vector iterations.

Cycle 1: load and ½ store and mult and add Cycle 2: load and ½ store Cycle 3: load Answer: 6 cycles



What is the performance in GFlops/s and the bandwidth in MBytes/s?

One AVX iteration (3 cycles) performs $4 \times 2 = 8$ flops.

(2.7 GHz / 3 cycles) * 4 updates * 2 flops/update = **7.2 GFlops/s** 4 GUPS/s * 4 words/update * 8byte/word = **128 GBytes/s**



Example: Vector triad A(:)=B(:)+C(:)*D(:) on a 2.7 GHz 8-core Sandy Bridge chip (AVX vectorized)

*b*_S = 40 GB/s
 B_c = (4+1) Words / 2 Flops = 2.5 W/F (including write allocate)
 → *I* = 0.4 F/W = 0.05 F/B

 \rightarrow / \cdot b_S = 2.0 GF/s (1.2 % of peak performance)

- P_{peak} = 173 Gflop/s (8 FP units x (4+4) Flops/cy x 2.7 GHz)
- P_{max} = 8 x 7.2 Gflop/s = 57.6 Gflop/s (33% peak)

 $P = \min(P_{\max}, I \cdot b_S) = \min(57.6, 2.0) \text{ GFlop/s}$ = 2.0 GFlop/s

Exercise: Dense matrix-vector multiplication



do
$$i=1,N$$

do $j=1,N$
 $c(i)=c(i)+A(j,i)*b(j) \Rightarrow$
enddo
enddo
 $c(i) = tmp$
 $c(i) = tmp$
 $c(i) = tmp$

- Assume N ≈ 5000
- Applicable peak performance?
- Relevant data path?
- Computational Intensity?



- There is a clear concept of "work" vs. "traffic"
 - "work" = flops, updates, iterations...
 - "traffic" = required data to do "work"
- Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications
- Data transfer and core execution overlap perfectly!
- Slowest data path is modeled only; all others are assumed to be infinitely fast
- If data transfer is the limiting factor, the bandwidth of the slowest data path can be utilized to 100% ("saturation")
- Latency effects are ignored, i.e. perfect streaming mode

Typical code optimizations in the Roofline Model

- 1. Hit the BW bottleneck by good serial code
- 2. Increase intensity to make better use of BW bottleneck
- 3. Increase intensity and go from memory-bound to core-bound
- 4. Hit the core bottleneck by good serial code
- Shift P_{max} by accessing additional hardware features or using a different algorithm/implementation







Case study: A 3D Jacobi smoother

The basics in two dimensions Roofline performance analysis and modeling



Laplace equation in 2D: $\Delta \Phi = 0$

Solve with Dirichlet boundary conditions using Jacobi iteration scheme:

```
double precision, dimension(0:imax+1,0:kmax+1,0:1) :: phi
   integer :: t0,t1
   t0 = 0; t1 = 1
   do it = 1, itmax ! choose suitable number of sweeps
     do k = 1, kmax
                                                              Re-use when computing
       do i = 1, imax
                                                              phi(i+2,k,t1)
           ! four flops, one store, four loads
          phi(i,k,t1) = (phi(i+1,k,t0) + phi(i-1,k,t0))
                           + phi(i, k+1, t0) + phi(i, k-1, t0) ) * 0.25
       enddo
     enddo
                                Naive balance (incl. write allocate):
     ! swap arrays
            ; t0=t1 ; t1=i
     i
                             phi(:,:,t0):3LD+
   enddø
                                phi(:,:,t1):1ST+1LD
                                \rightarrow B<sub>c</sub> = 5 W / 4 FLOPs = 10 B/F (= 40 B/LUP)
WRITE ALLOCATE:
LD + ST phi(i,k,t1)
```

Analyzing the data flow

Worst case: Cache not large enough to hold 3 layers of grid

cached

ГГ





Worst case: Cache not large enough to hold 3 layers of grid



Analyzing the data flow



Making the inner lop dimension successively smaller



Best case: 3 layers of grid fit into the cache!



If cache is large enough to hold at least 3 rows:

Each phi(:,:,t0) is loaded once from main memory and re-used 3 times from cache:

```
phi(:,:,t0):1LD+phi(:,:,t1):1ST+1LD
```

```
\rightarrow B<sub>c</sub> = 3 W / 4 F = 24 B/LUP
```

```
If cache is too small :
phi(:,:,t0):3 LD + phi(:,:,t1):1 ST+1LD
→B<sub>c</sub> = 5 W / 4 F = 40 B/LUP
```

 $2D \rightarrow 3D$



| 3D sweep: do k=1,kmax | <pre>Layer condition: nthreads*3*jmax*imax*8B < CS/2</pre> | | | | | | |
|---------------------------------|---|--|--|--|--|--|--|
| do j=1,jmax do i=1,imax | | | | | | | |
| phi(i,j,k,t1) = 1/6. * | (phi(i-1,j,k,t0)+phi(i+1,j,k,t0) & | | | | | | |
| + | phi(i,j-1,k,t0)+phi(i,j+1,k,t0) & | | | | | | |
| + | phi(i,j,k-1,t0) + phi(i,j,k+1,t0)) | | | | | | |
| enddo | | | | | | | |
| enddo | | | | | | | |
| enddo | | | | | | | |

- Best case balance: 1 LD phi(i,j,k+1,t0) 1 ST + 1 write allocate phi(i,j,k,t1) 6 flops → $B_c = 0.5$ W/F (24 B/LUP)
- No 3-layer condition but 3 rows fit: B_c = 5/6 W/F (40 B/LUP)
- Worst case (3 rows do not fit):
 B_c = 7/6 W/F (56 B/LUP)

Jacobi Stencil – Observed performance vs. problem size



(c) RRZE 2014



- We have made sense of the memory-bound performance vs. problem size
 - "Layer conditions" lead to predictions of code balance
 - Achievable memory bandwidth is input parameter
- The model works only if the bandwidth is "saturated"
 - In-cache modeling is more involved

Hardware performance counters (likwid-perfctr)

- Traffic volume per LUP measured using cache lines loaded/evicted from/to memory
- Used for model validation

Optimization == reducing the code balance by code transformations

See below



Data access optimizations

Case study: Optimizing the 3D Jacobi solver

How can we re-establish the layer condition?





(c) RRZE 2014

Enforcing the layer condition by blocking



| Inner loop block size | | | | | | | |
|--------------------------|--|--|--|---|--|--|--|
| | | | | | | | |
| = 5 | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | _ | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

(c) RRZE 2014

Enforcing the layer condition by blocking







do jb=1,jmax,jblock ! Assume jmax is multiple of jblock

enddo Ensure layer condition by choosing jblock appropriately (cubic domains): jblock < CS/(imax * nthreads * 48 B)</pre>

Test system: Intel Xeon E5-2690 v2 (10 cores / 3 GHz)

 $b_{s} = 48 \text{ GB/s}$, CS = 25 MB (L3)

→ P = 2000 MLUP/s

Spatial blocking







- What part of the data comes from where" is a crucial question
- Avoiding slow data paths == re-establishing the most favorable layer condition
- Improved code showed the speedup predicted by the model
- Optimal blocking factor can be estimated
 - Be guided by the cache size the layer condition
 - No need for exhaustive scan of "optimization space"
- Non-temporal stores avoid the write-allocate and thus reduce memory traffic
 - But they may come at a price



Saturation effects in multicore chips are not explained

- Reason: "saturation assumption"
- Cache line transfers and core execution do sometimes not overlap perfectly
- Only increased "pressure" on the memory interface can saturate the bus
 → need more cores!

ECM model gives more insight

G. Hager, J. Treibig, J. Habich, and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Accepted for publication in Concurrency and Computation: Practice and Experience. Preprint: <u>arXiv:1208.2908</u>





The Execution-Cache-Memory (ECM) model

G. Hager, J. Treibig, J. Habich, and G. Wellein: *Exploring performance and power properties of modern multicore chips via simple machine models*. Concurrency and Computation: Practice and Experience, <u>DOI: 10.1002/cpe.3180</u> (2013). Preprint: <u>arXiv:1208.2908</u>

J. Treibig and G. Hager: *Introducing a Performance Model for Bandwidth-Limited Loop Kernels.* Proc. PPAM 2009, Lecture Notes in Computer Science Volume 6067, 615-624 (2010). <u>DOI: 10.1007/978-3-642-14390-8_64</u>. Preprint: arXiv:0905.0792

ECM Model



- ECM = "Execution-Cache-Memory" Assumptions: Single-core execution time is composed of 1. In-core execution 2. Data transfers in the memory hierarchy 2x64 b Data transfers may or may not overlap with each other or with in-core execution Scaling is linear until the relevant bottleneck 2x64 b is reached Input:
 - Same as for Roofline
 - + data transfer times in hierarchy





- REPEAT[A(:) = B(:) + C(:) * D(:)] @ double precision
- Analysis for Sandy Bridge core w/ AVX (unit of work: 1 cache line)





Per-cycle transfer widths

Full vs. partial vs. no overlap



(c) RRZE 2014



Identify relevant bandwidth bottlenecks

- L3 cache
- Memory interface
- Scale single-thread performance until first bottleneck is hit:

$$P(t) = \min(tP_0, I \cdot b_S)$$



ECM prediction vs. measurements for A(:)=B(:)+C(:)*D(:) on a Sandy Bridge socket (no-overlap assumption)









In-core execution is dominated by divide operation (44 cycles with AVX, 22 scalar)

Almost perfect agreement with ECM model

General observation:

- If the L1 cache is 100% occupied by LD/ST, there is no overlap throughout the hierarchy
- If there is "slack" at the L1, there is some overlap in the hierarchy



Performance Modeling of Stencil Codes

Applying the ECM model to a 2D Jacobi smoother

(H. Stengel, RRZE)



Example 1: 2D Jacobi in double precision with SSE2 on Sandy Bridge



Example 1: 2D Jacobi in DP with SSE2 on SNB







Processor characteristics (SSE instructions per cycle)

- 2 LOAD || (1 LOAD + 1 STORE)
- 1 ADD
- 1 MUL

<u>Code characteristics</u> (SSE instructions per iteration)

- 13 LOAD
- 4 STORE
- 12 ADD
- 4 MUL





Example 1: 2D Jacobi in DP with SSE2 on SNB

Situation 1: Data set fits into L1 cache

- ECM prediction: (8 LUP / 12 cy) * 3.5 GHz = 2.3 GLUP/s
- Measurement: 2.2 GLUP/s

Situation 2: Data set fits into L2 cache (not into L1)

- 3 additional transfer streams from L2 to L1 (data delay)
- ECM prediction: (8 LUP / (12+6) cy) * 3.5 GHz = 1.5 GLUP/s
- Measurement: 1.9 GLUP/s



Overlap?















Performance models help us understand more about

- Interaction of software with hardware
- Optimization opportunities

Roofline Model

- "Simple" bottleneck analysis
- Good for "saturated" situations (full chip)
- Benefit of blocking / traffic saving optimizations can be predicted
- Shortcomings: Single data bottleneck, perfect overlap assumption
 multicore scaling cannot be modeled

ECM Model

- Multiple bottlenecks: Execution, Caches, Memory
- 1st shot: Assume no overlap in hierarchy
- Good single-core predictions, converges to Roofline in saturated case