For final slides see:

http://goo.gl/3pSrVL



# **Node-Level Performance Engineering**

Georg Hager, Jan Treibig, Gerhard Wellein Erlangen Regional Computing Center (RRZE) and Department of Computer Science University of Erlangen-Nuremberg

ISC14 full-day tutorial June 22, 2014 Leipzig, Germany



INTERNATIONAL SUPERCOMPUTING CONFERENCE

#### Agenda



	Preliminaries	09:00				
ВW	Introduction to multicore architecture					
	Cores, caches, chips, sockets, ccNUMA, SIMD					
5	LIKWID tools	11:00				
5	Microbenchmarking for architectural exploration	11:30				
	Streaming benchmarks: throughput mode					
	Streaming benchmarks: work sharing					
	Roadblocks for scalability: Saturation effects and OpenMP overhead					
ВW	Node-level performance modeling (part I)					
	The Roofline Model	13:00				
	Lunch break					
ŋ	Node-level performance modeling (part II)					
ġ	Case study: 3D Jacobi solver and model-guided optimization					
5	DEMO	16:00				
GHa	Optimal resource utilization	16:30				
	<ul> <li>SIMD parallelism</li> </ul>					
	ccNUMA					
	Simultaneous multi-threading (SMT)	18:00				



# Prelude: Scalability 4 the win!



#### Lore 1

# In a world of highly parallel computer architectures only highly scalable codes will survive

#### Lore 2

# Single core performance no longer matters since we have so many of them and use scalable codes





#### Scalability Myth: Code scalability is the key issue





#### Node-Level Performance Engineering



- Do I understand the performance behavior of my code?
  - Does the performance match a model I have made?
- What is the optimal performance for my code on a given machine?
  - High Performance Computing == Computing at the bottleneck
- Can I change my code so that the "optimal performance" gets higher?
  - Circumventing/ameliorating the impact of the bottleneck
- My model does not work what's wrong?
  - This is the good case, because you learn something
  - Performance monitoring / microbenchmarking may help clear up the situation

#### How model-building works: Physics





(c) RRZE 2014

Node-Level Performance Engineering



# There is no alternative to knowing what is going on between your code and the hardware

#### Without performance modeling, optimizing code is like stumbling in the dark



# Introduction: Modern node architecture

Multi- and manycore chips and nodes A glance at basic core fatures Caches and data transfers through the memory hierarchy Memory organization Accelerators Programming models

#### Multi-Core: Intel Xeon 2600 (2012)

- Xeon 2600 "Sandy Bridge EP": 8 cores running at 2.7 GHz (max 3.2 GHz)
- Simultaneous Multithreading
   → reports as 16-way chip
- 2.3 Billion Transistors / 32 nm
- Die size: 435 mm<sup>2</sup>



#### 2-socket server





#### Node-Level Performance Engineering

#### General-purpose cache based microprocessor core



#### (Almost) the same basic design in all modern systems



Not shown: most of the control unit, e.g. instruction fetch/decode, branch prediction,...



#### Idea:

- Split complex instruction into several simple / fast steps (stages)
- Each step takes the same amount of time, e.g. a single cycle
- Execute different steps on different instructions at the same time (in parallel)

#### Allows for shorter cycle times (simpler logic circuits), e.g.:

- floating point multiplication takes 5 cycles, but
- processor can work on 5 different multiplications simultaneously
- one result at each cycle after the pipeline is full

#### Drawback:

- Pipeline must be filled startup times (#Instructions >> pipeline steps)
- Efficient use of pipelines requires large number of independent instructions → instruction level parallelism
- Requires complex instruction scheduling by compiler/hardware softwarepipelining / out-of-order

#### Pipelining is widely used in modern computer architectures





First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages



 Besides arithmetic & functional unit, instruction execution itself is pipelined also, e.g.: one instruction performs at least 3 steps:



- Branches can stall this pipeline! (Speculative Execution, Predication)
- Each unit is pipelined itself (e.g., Execute = Multiply Pipeline)

#### **Superscalar Processors – Instruction Level Parallelism**



 Multiple units enable use of Instruction Level Parallelism (ILP): Instruction stream is "parallelized" on the fly



- Issuing m concurrent instructions per cycle: m-way superscalar
- Modern processors are 3- to 6-way superscalar & can perform 2 or 4 floating point operations per cycles



#### SMT principle (2-way example):





- x86 SIMD instruction sets:
  - SSE: register width = 128 Bit  $\rightarrow$  2 double precision floating point operands
  - AVX: register width = 256 Bit  $\rightarrow$  4 double precision floating point operands
- Adding two registers holding double precision floating point





- How does data travel from memory to the CPU and back?
- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
   CL transfer required

Example: Array copy A(:)=C(:)



#### Commodity cluster nodes: From UMA to ccNUMA

Basic architecture of commodity compute cluster nodes



#### Yesterday (2006): UMA



Uniform Memory Architecture (UMA)

Flat memory ; symmetric MPs

But: system "anisotropy"

#### Today: ccNUMA



Cache-coherent Non-Uniform Memory Architecture (ccNUMA)

HT / QPI provide scalable bandwidth at the price of ccNUMA architectures: *Where does my data finally end up?* 





TOP500 rank 1 (1995) P = 173 GF/s (dp) / 346 GF/s (sp)

## But: P=5.4 GF/s (dp) for serial, non-SIMD code



Heterogeneous programming is here to stay! SIMD + OpenMP + MPI + CUDA, OpenCL,...





# Interlude: A glance at current accelerator technology

# **NVIDIA Kepler GK110 Block Diagram**



#### Architecture

- 7.1B Transistors
- 15 "SMX" units
  - 192 (SP) "cores" each
- > 1 TFLOP DP peak
- 1.5 MB L2 Cache
- 384-bit GDDR5
- PCI Express Gen3
- 3:1 SP:DP performance

		LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit
	PCI Express 3.0 Host Interface										
Memory Controller Memory											Memory Controller Memory
y Controller Memory Controller						L2 Cache					Controller Memory Controller

© NVIDIA Corp. Used with permission.

## Intel Xeon Phi block diagram

#### **Architecture**

- **3B Transistors**
- 60+ cores
- 512 bit SIMD 11
- ≈ 1 TFLOP DP peak
- 0.5 MB L2/core
- **GDDR5**
- 2:1 SP:DP performance





#### **Comparing accelerators**



#### Intel Xeon Phi

- 60+ IA32 cores each with 512 Bit SIMD FMA unit → 480/960 SIMD DP/SP tracks
- Clock Speed: ~1000 MHz
- Transistor count: ~3 B (22nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1 TF/s
- Memory BW: ~250 GB/s (GDDR5)
- Threads to execute: 60-240+
- Programming: Fortran/C/C++ +OpenMP + SIMD

#### NVIDIA Kepler K20

 15 SMX units each with 192 "cores" → 960/2880 DP/SP "cores"



- Clock Speed: ~700 MHz
- Transistor count: 7.1 B (28nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1.3 TF/s
- Memory BW: ~ 250 GB/s (GDDR5)
- Threads to execute: 10,000+
- Programming: CUDA, OpenCL, (OpenACC)
- TOP7: "Stampede" at Texas Center for Advanced Computing
   TOP500 rankings Nov 2012
   TOP1: "Titan" at Oak Ridge National Laboratory

#### **Trading single thread performance for parallelism:** *GPGPUs vs. CPUs*



#### GPU vs. CPU light speed estimate:

- 1. Compute bound: 2-10x
- 2. Memory Bandwidth: 1-5x



	Intel Core i5 – 2500 ("Sandy Bridge")	Intel Xeon E5-2680 DP node ("Sandy Bridge")	NVIDIA K20x ("Kepler")	
Cores@Clock	4 @ 3.3 GHz	2 x 8 @ 2.7 GHz	2880 @ 0.7 GHz	
Performance+/core	52.8 GFlop/s	43.2 GFlop/s	1.4 GFlop/s	
Threads@STREAM	<4	<16	>8000?	
Total performance+	210 GFlop/s	691 GFlop/s	4,000 GFlop/s	
Stream BW	18 GB/s	2 x 40 GB/s	168 GB/s (ECC=1)	
Transistors / TDP	1 Billion* / 95 W	2 x (2.27 Billion/130W)	7.1 Billion/250W	
+ Single Precision	lete compute device			



# Node topology and programming models

# Parallelism in a modern compute node



Parallel and shared resources within a shared-memory node



#### Parallel resources:

- Execution/SIMD units 1
- Cores (2)
- Inner cache levels 3
- Sockets / ccNUMA domains 4
- Multiple accelerators 5

#### **Shared resources:**

- Outer cache level per socket
- Memory bus per socket 7
- Intersocket link 8
- PCIe bus(es) 9
- Other I/O resources 10

#### How does your application react to all of those details?

#### Parallel programming models on modern compute nodes

#### Shared-memory (intra-node)

- Good old MPI (current standard: 3.0)
- OpenMP (current standard: 4.0)
- POSIX threads
- Intel Threading Building Blocks (TBB)
- Cilk+, OpenCL, StarSs,... you name it

#### Distributed-memory (inter-node)

- MPI (current standard: 3.0)
- PVM (gone)

# Hybrid

- Pure MPI
- MPI+OpenMP
- MPI + any shared-memory model
- MPI (+OpenMP) + CUDA/OpenCL/...

All models require awareness of *topology* and *affinity* issues for getting best performance out of the machine!

#### **Parallel programming models:** *Pure MPI*





#### Parallel programming models:

Pure threading on the node





## Parallel programming models: Lots of choices

Hybrid MPI+OpenMP on a multicore multisocket cluster







- Node-level hardware parallelism takes many forms
  - Sockets/devices CPU: 1-8, GPGPU: 1-6
  - Cores moderate (CPU: 4-16) to massive (GPGPU: 1000's)
  - SIMD moderate (CPU: 2-8) to massive (GPGPU: 10's-100's)
  - Superscalarity (CPU: 2-6)
- Exploiting performance: parallelism + bottleneck awareness
   "High Performance Computing" == computing at a bottleneck

#### Performance of programming models is sensitive to architecture

- Topology/affinity influences overheads
- Standards do not contain (many) topology-aware features
- Apart from overheads, performance features are largely independent of the programming model



## **Multicore Performance and Tools**

# Probing node topology

- Standard tools
- likwid-topology

#### How do we figure out the node topology?

#### Topology =

- Where in the machine does core #n reside? And do I have to remember this awkward numbering anyway?
- Which cores share which cache levels?
- Which hardware threads ("logical cores") share a physical core?
- Linux
  - cat /proc/cpuinfo is of limited use
  - Core numbers may change across kernels and BIOSes even on identical hardware
  - numactl --hardware prints ccNUMA node information
  - Information on caches is harder to obtain

\$ numactlhardware						
availab	ole: 4	nodes (0-3)				
node 0	cpus:	0 1 2 3 4 5				
node 0	size:	8189 MB				
node 0	free:	3824 MB				
node 1	cpus:	6 7 8 9 10 11				
node 1	size:	8192 MB				
node 1	free:	28 MB				
node 2	cpus:	18 19 20 21 22 23				
node 2	size:	8192 MB				
node 2	free:	8036 MB				
node 3	cpus:	12 13 14 15 16 17				
node 3	size:	8192 MB				
node 3	free:	7840 MB				




LIKWID tool suite:

Like I Knew What I'm Doing

 Open source tool collection (developed at RRZE):

http://code.google.com/p/likwid



J. Treibig, G. Hager, G. Wellein: *LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments.* PSTI2010, Sep 13-16, 2010, San Diego, CA http://arxiv.org/abs/1004.4431

## **Likwid Tool Suite**

## **FFBE**

#### Command line tools for Linux:

- easy to install
- works with standard linux 2.6 kernel
- simple and clear to use
- supports Intel and AMD CPU

### Current tools:

- Iikwid-topology: Print thread and cache topology
- Iikwid-pin: Pin threaded application without touching code
- Iikwid-perfctr: Measure performance counters
- Iikwid-mpirun: mpirun wrapper script for easy LIKWID integration
- Iikwid-bench: Low-level bandwidth benchmark generator tool
- ... some more



#### Output of likwid-topology -g

on one node of Cray XE6 "Hermit"

CPU type: ************************************	AMD Interlag ************************************	os processor *****************	*****	***		
Sockets: Cores per socke Threads per cor	2 t: 16 e: 1					
HWThread 0 1 2 3 [] 16 17 18 19 []	Thread 0 0 0 0 0 0 0 0	Core 0 1 2 3 0 1 2 3	Socket 0 0 0 0 1 1 1 1 1 1			
Socket 0: ( 0 1 Socket 1: ( 16 ************************************	2 3 4 5 6 7 17 18 19 20 2 ************* ********************	8 9 10 11 12 1 1 22 23 24 25 *************** ********************	3 14 15 ) 26 27 28 29 30 3 **********************************	1 )  *** ( 7 ) ( 8 ) ( 22 ) ( 23	(9)(10 )(24)(	)(11)(12) 25)(26)(27

(c) RRZE 2014

#### Node-Level Performance Engineering

(13)



## **Output of likwid-topology continued**



Level: 2 Size: 2 MB Cache groups: (01)(23)(45)(67)(89)(1011)(1213)(1415)(1617)(18 19) (2021) (2223) (2425) (2627) (2829) (3031) Level: 3 Size: 6 MB Cache groups: (01234567) (89101112131415) (1617181920212223) (242526 27 28 29 30 31 ) NUMA Topology NUMA domains: 4 \_\_\_\_\_ Domain 0: Processors: 0 1 2 3 4 5 6 7 Memory: 7837.25 MB free of total 8191.62 MB \_\_\_\_\_ Domain 1: Processors: 8 9 10 11 12 13 14 15 Memory: 7860.02 MB free of total 8192 MB \_\_\_\_\_ Domain 2: Processors: 16 17 18 19 20 21 22 23 Memory: 7847.39 MB free of total 8192 MB \_\_\_\_\_ Domain 3: Processors: 24 25 26 27 28 29 30 31 Memory: 7785.02 MB free of total 8192 MB \_\_\_\_\_\_

#### (c) RRZE 2014

## **Output of likwid-topology continued**



*****	****	******	******	*****										
ket 0:														
						 						·		
+ +	-+ ++ +	-+ ++	++	. +	+ ++		++	++	++	+	+ +	+ -	+	+ +
+ +	2     J	· · · · · · · · · · · · · · · · · · ·	++	. +	· · · · ·	· ++	1 9 1	++	++	+	+ +		+	+ +
+ +	-+ ++ +		++			. ++	++	· ++	++	+	 + +	+ -	+	· · + +
16kB     16kB	16kB     16kB	16kB	16kB	I 16kB	16kB	16kB	16kB	16kB	16kB	16kB	16ki	З I	16kB	16kE
+ +	-+ ++ +	-+ ++	++	+	+ ++	++	++	++	++	+	+ +	+ -	+	+ +
	-+ +	-+ +	+	+	+	+	+	+	+	+		+ -	+	
2MB	2MB	2	MB	1	2MB	2	MB	21	MB I	1	2MB	1	L	2MB
	-+ +	+ +	+	+	+	+	+	+	+	+		+ -	+	
					+	+								
		6MB							61	MB				
		6MB			 ++	 · +			16	MB 				
ket 1:		6MB				· +				мв 			 	
tet 1:		6MB	++	+	+ + -+ ++	 	++	++	+ ++	MB 	+ +		+	+ +
et 1: + + 16     17	+ ++ +     18     19	6MB		+	+ +	 ++   24	++   25	26	60 	MB  +   28	+ +	+ -	+	+ +     31
tet 1: 16     17 + +	+ ++ +     18     19 + ++ +	6MB 	++   21   ++	+	+ ++	 ++   24	++   25   ++	26	60 	MB  +   28 +	+ +	+ -	   30	+ +     31 + +
cet 1: 16     17 + + + + 16kB     16kB	+ ++ +     18     19 -+ ++ +     16kB     16kB	6MB 	++   21   ++   16kB	+   22 +   16kB	+ ++     23   + ++     16kB	 ++   24   ++   16kB	++   25   ++   16kB	++   26   ++   16kB	61 +   27   ++ + 16kB	MB +   28 +   16kB	+ +     29 + +     16kB	+ -   + - 3	+   30 +   16kB	+ +     31 + +     16kE
ket 1: 16     17 ++	+ ++ +     18   19 + ++ +     16kB   16kB	6MB 	++   21   ++   16kB   ++	22 	+ ++     23   + ++     16kB   + ++	 ++   24   ++   16kB	++   25   ++   16kB   ++	26   ++ ++   16kB	61 +   27   ++   16kB   ++	+   28 +   16kB +	+ +     29 + +     16ki + +	+ -   + - 3	+   30 +   16kB	+ +     31 + +     16kE + +
<pre>cet 1: 16     17 + + 16kB     16kB ++</pre>	+ ++ +     18   19 + ++ +     16kB   16kB + ++ +	6MB + ++     20   + ++     16kB   + ++	++   21   ++   16kB   ++	22 +	+ ++     23   + ++     16kB   + ++	 ++   24   ++   16kB   ++	++   25   ++   16kB   ++	26   ++   16kB   ++	61 ++   27   ++   16kB   ++	+   28 +   16kB +	+ +     29 + +     16ks + +		30 +   16kB +	+ +     31 + +     16kE + +
<pre>xet 1: 16     17 16kB     16kB 16kB     16kB 2MB</pre>	+ ++ +     18   19 + ++ +     16kB   16kB + ++ + +   2MB	6MB + ++     20   + ++     16kB   + ++     22	++   21   ++   16kB   ++	22 	+ ++     23   + ++     16kB   + ++ 2MB	 ++   24   ++   16kB   ++   2	++   25   ++   16kB   ++	26   ++   16kB   ++   21	61 ++   27   ++   16kB   ++ MB	MB +   28 +   16kB +   16kB	+ +     29 + +     16kI + + 2MB	+ -   -+ - 3   -+ - 1	30   16kB   16kB	+ +     31 + +     16ke + + 2MB
<pre>ket 1: 16     17 + + 16kB     16kB + + 2MB</pre>	+ +	6MB + ++     20   + ++     16kB   + ++     22 + +	++   21   ++   16kB   ++ MB	22   22   16kB 	+ ++     23   + ++     16kB   + ++	 ++   24   ++   16kB   ++   2	++   25   ++   16kB   ++ MB	++   26   ++   16kB   +   21	61 ++   27   ++   16kB   ++ MB   +	MB +   28 +   16kB + 	+ +     29 + +     16kH + + 2MB	+ - -+ - -+ - 3   -+ - 1 -+ -	30   16kB   16kB	+ +     31 + +     16kE + + 2MB
ket 1: 16     17 + +	+ ++ +     18   19 + ++ +     16kB   16kB + ++   2MB + +	6MB + ++     20   + ++     16kB   + ++     22	++   21   ++   16kB   ++	22   16kB   16kB	+ ++     23   + ++     16kB   + ++ 2MB	 ++   24   ++   16kB   +   2	++   25   ++   16kB   ++ MB	26   ++   16kB   +   21	61 ++   27   ++   16kB   ++ MB   +	+   28 +   16kB + 	+ +     29 + +     16kH + + 2MB	+ -   + - 3   + - 1 	30   16kB 	+ +     31 + +     16ke + + 2MB



# Enforcing thread/process-core affinity under the Linux OS

- Standard tools and OS affinity facilities under program control
- likwid-pin

#### **Example: STREAM benchmark on 16-core Sandy Bridge:**

#### Anarchy vs. thread pinning



#### (c) RRZE 2014





#### Highly OS-dependent system calls

But available on all systems

Linux:	<pre>sched_setaffinity()</pre>
Solaris:	<pre>processor_bind()</pre>
Windows:	SetThreadAffinityMask()

- Support for "semi-automatic" pinning in some compilers/environments
  - All modern compilers with OpenMP support
  - PLPA → hwloc
  - Generic Linux: taskset, numactl, likwid-pin (see below)
  - OpenMP 4.0 (see OpenMP tutorial)
- Affinity awareness in MPI libraries
  - SGI MPT
  - OpenMPI
  - Intel MPI
  - • •

#### Likwid-pin Overview



- Pins processes and threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
- Based on combination of wrapper tool together with overloaded pthread library 

   binary must be dynamically linked!
- Can also be used as a superior replacement for taskset
- Supports logical core numbering within a node and within an existing CPU set
  - Useful for running inside CPU sets defined by someone else, e.g., the MPI start mechanism or a batch system

#### Usage examples:

- likwid-pin -c 0,2,4-6 ./myApp parameters
- likwid-pin -c S0:0-3 ./myApp parameters



#### Running the STREAM benchmark with likwid-pin:





- Core numbering may vary from system to system even with identical hardware
  - Likwid-topology delivers this information, which can then be fed into likwidpin
- Alternatively, likwid-pin can abstract this variation and provide a purely logical numbering (physical cores first)



Across all cores in the node:

OMP\_NUM\_THREADS=8 likwid-pin -c N:0-7 ./a.out

 Across the cores in each socket and across sockets in each node: OMP\_NUM\_THREADS=8 likwid-pin -c S0:0-3@S1:0-3 ./a.out

#### Likwid-pin Using logical core numbering





(c) RRZE 2014



 Expressions are more powerful in situations where the pin mask would be very long or clumsy

```
Compact pinning:
likwid-pin -c E:<thread domain>:<number of threads>\
[:<chunk size>:<stride>] ...
```

Scattered pinning across all domains of the designated type : likwid-pin -c <domaintype>:scatter

Examples:

likwid-pin -c E:N:8 ... # equivalent to N:0-7

likwid-pin -c E:N:120:2:4 ... # Phi: 120 threads, 2 per core

Scatter across all NUMA domains:
 likwid-pin -c M:scatter



## Multicore performance tools: Probing performance behavior

likwid-perfctr



- 1. Runtime profile / Call graph (gprof)
- 2. Instrument those parts which consume a significant part of runtime
- 3. Find performance signatures

**Possible signatures:** 

- Bandwidth saturation
- Instruction throughput limitation (real or language-induced)
- Latency impact (irregular data access, high branch ratio)
- Load imbalance
- ccNUMA issues (data access across ccNUMA domains)
- Pathologic cases (false cacheline sharing, expensive operations)

## **Probing performance behavior**



#### How do we find out about the performance properties and requirements of a parallel code?

Profiling via advanced tools is often overkill

#### A coarse overview is often sufficient

- likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
- Simple end-to-end measurement of hardware performance metrics
- "Marker" API for starting/stopping counters
- Multiple measurement region support
- Preconfigured and extensible metric groups, list with likwid-perfctr -a

```
BRANCH: Branch prediction miss rate/ratio
CACHE: Data cache miss rate/ratio
CLOCK: Clock of cores
DATA: Load to store ratio
FLOPS_DP: Double Precision MFlops/s
FLOPS_SP: Single Precision MFlops/s
FLOPS_X87: X87 MFlops/s
L2: L2 cache bandwidth in MBytes/s
L2CACHE: L2 cache miss rate/ratio
L3: L3 cache bandwidth in MBytes/s
L3CACHE: L3 cache miss rate/ratio
MEM: Main memory bandwidth in MBytes/s
TLB: TLB miss rate/ratio
```

#### **likwid-perfctr** *Example usage with preconfigured metric group*



<pre>\$ env OMP_NUM_THREADS=4 likwid-perfctr -C N:0-3 -g FLOPS_DP ./stream.exe</pre>									
CPU type: Intel Core I CPU clock: 2.93 GHz	Lynnfield proc	essor							
Measuring group FLOPS_DP Always measured (this group)									
+	+-		+-		L	+	+		
Event	i i	core O	i core	e 1	core 2	core	≗3		
INSTR_RETIRED_ANY CPU_CLK_UNHALTED_CO FP_COMP_OPS_EXE_SSE_FP FP_COMP_OPS_EXE_SSE_FP FP_COMP_OPS_EXE_SSE_SINGLE FP_COMP_OPS_EXE_SSE_DOUBLE	PACKED   SCALAR PRECISION   PRECISION	1.97463e+( 9.56999e+( 4.00294e+( 882 0 4.00303e+(	)8   2.3100 )8   9.5840 )7   3.0892   0   0 07   3.0892	01e+08 01e+08 27e+07 0 27e+07	2.30963e+08 9.58637e+08 3.08866e+07 0 3.08866e+07 3.08866e+07	2.3188   9.5733   3.0890   0   0   0   3.0890	;5e+08   ;8e+08   ;4e+07   ;   ;   ;4e+07   ;+		
+   Metric	+   core 0	core 1	   core 2	+	+ ≥ 3				
Runtime [s]         CPI         DP MFlops/s (DP assumed)         Packed MUOPS/s         Scalar MUOPS/s         DP MUOPS/s	0.326242 4.84647 245.399 122.698 0.00270351 0 122.701	0.32672 4.14891 189.108 94.554 0 0 94.554	0.326801 4.15061 189.024 94.5121 0 94.5121 94.5121	0.326   4.128   189.3   94.65   0   0   94.65	5358   349   304   519     519   519	Deriv	ved 'ics		

(c) RRZE 2014

#### likwid-perfctr

Best practices for runtime counter analysis



## Things to look at (in roughly this order)

- Load balance (flops, instructions, BW)
- In-socket memory BW saturation
- Shared cache BW saturation
- Flop/s, loads and stores per flop metrics
- SIMD vectorization
- CPI metric
- # of instructions, branches, mispredicted branches

#### Caveats

- Load imbalance may not show in CPI or # of instructions
  - Spin loops in OpenMP barriers/MPI blocking calls
  - Looking at "top" or the Windows Task Manager does not tell you anything useful
- In-socket performance saturation may have various reasons
- Cache miss metrics are overrated
  - If I really know my code, I can often calculate the misses
  - Runtime and resource utilization is much more important

#### likwid-perfctr Marker API



- A marker API is available to restrict measurements to code regions
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr
- Multiple named regions support, accumulation over multiple calls
- Inclusive and overlapping regions allowed

```
#include <likwid.h>
                                   // must be called from serial region
LIKWID MARKER INIT;
#pragma omp parallel
                                  // only reqd. if measuring multiple threads
  LIKWID MARKER THREADINIT;
LIKWID MARKER START ("Compute");
LIKWID MARKER STOP("Compute");
                                                             Activate macros with
                                                              -DLIKWID PERFMON
LIKWID MARKER START ("Postprocess");
LIKWID MARKER STOP("Postprocess");
                                   // must be called from serial region
LIKWID MARKER CLOSE;
```



# Measuring energy consumption with LIKWID

Measuring energy consumption likwid-powermeter and likwid-perfctr -g ENERGY								
<ul> <li>Implements Intel RAPL interface (Sandy Bridge)</li> <li>RAPL = "Running average power limit"</li> </ul>								
CPU name:	Intel Core SandyBridge processor							
CPU clock:	3.49 GHz							
Base clock:	3500.00 MHz							
Minimal clock:	1600.00 MHz							
Turbo Boost Ste	eps:							
C1 3900.00 MHz								
C2 3800.00 MHz								
C3 3700.00 MHz								
C4 3600.00 MHz								
Thermal Spec Do	war. 95 Watts							
Minimum Power:	20 Watts							
Maximum Power:	95 Watts							
Maximum Time W	Vindow: 0.15625 micro sec							

#### (c) RRZE 2014

#### **Example:** A medical image reconstruction code on Sandy Bridge







### Sandy Bridge EP (8 cores, 2.7 GHz base freq.)

Test case	Runtime [s]	Power [W]		Energy [J]		
8 cores, plain C	90.43	90	Fas <b>→</b> le	8110		
8 cores, SSE	29.63	93	ter SS e	2750		
8 cores (SMT), SSE	22.61	102	code nergy	2300		
8 cores (SMT), AVX	18.42	111		2040		

(c) RRZE 2014



## Microbenchmarking for architectural exploration

Probing of the memory hierarchy Saturation effects in cache and memory Typical OpenMP overheads

#### Latency and bandwidth in modern computer environments





(c) RRZE 2014

#### **Recap: Data transfers in a memory hierarchy**



- How does data travel from memory to the CPU and back?
- Example: Array copy A(:)=C(:)



(c) RRZE 2014



- Report performance for different N
- Choose NITER so that accurate time measurement is possible
- This kernel is limited by data transfer performance for all memory levels on all current architectures!

#### A(:)=B(:)+C(:)\*D(:) on one Sandy Bridge core (3 GHz)





(c) RRZE 2014

cy)

#### Throughput capabilities of the Intel Sandy Bridge

I AVX MULT and 1 AVX ADD instruction

Per cycle with AVX

 $(L3 \leftrightarrow L2, L2 \leftrightarrow L1)$ 

(4 DP / 8 SP flops each)

Per cycle with SSE or scalar

I MULT and 1 ADD instruction

Overall maximum of 4 micro-ops

Data transfer between cache levels

Overall maximum of 4 micro-ops

(128 bits)









(c) RRZE 2014



#### Every core runs its own, independent triad benchmark

```
double precision, dimension(:), allocatable :: A,B,C,D
```

```
!$OMP PARALLEL private(i,j,A,B,C,D)
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
do j=1,NITER
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
  if(.something.that.is.never.true.) then
    call dummy (A, B, C, D)
  endif
enddo
!$OMP END PARALLEL
```

#### → pure hardware probing, no impact from OpenMP overhead

(c) RRZE 2014

#### **Throughput vector triad on Sandy Bridge socket (3 GHz)**





(c) RRZE 2014

#### **Attainable memory bandwidth: Comparing architectures**





(c) RRZE 2014

#### **Bandwidth limitations: Outer-level cache**

Scalability of shared data paths in L3 cache





(c) RRZE 2014



#### **OpenMP work sharing in the benchmark loop**

```
double precision, dimension(:), allocatable :: A,B,C,D
```

```
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
!$OMP PARALLEL private(i,j)
do j=1,NITER
!$OMP DO
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
                           Implicit barrier
!SOMP END DO
  if(.something.that.is.never.true.) then
    call dummy (A, B, C, D)
  endif
enddo
!$OMP END PARALLEL
```





(c) RRZE 2014



## **OpenMP performance issues** on multicore

Synchronization (barrier) overhead


**!\$OMP PARALLEL** ...

\$0MP BARRIER

!\$OMP DO

•••

!\$OMP ENDDO !\$OMP END PARALLEL Threads are synchronized at **explicit** AND **implicit** barriers. These are a main source of overhead in OpenMP progams.

Determine costs via modified OpenMP Microbenchmarks testcase (epcc)

## On x86 systems there is no hardware support for synchronization!

- Next slides: Test OpenMP Barrier performance...
- for different compilers
- and different topologies:
  - shared cache
  - shared socket
  - between sockets
- and different thread counts
  - 2 threads
  - full domain (chip, socket, node)

### **Thread synchronization overhead on SandyBridge-EP** *Barrier overhead in CPU cycles*



2 Threads	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Shared L3	384	5242	4616
SMT threads	2509	3726	3399
Other socket	1375	5959	4909





Full domain	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Socket	1497	14546	14418
Node	3401	34667	29788
Node +SMT	6881	59038	58898

(c) RRZE 2014

## Thread synchronization overhead on Intel Xeon Phi

Barrier overhead in CPU cycles



That does not look bad for 240 threads!

Still the pain may be much larger, as more work can be done in one cycle on Phi compared to a full Sandy Bridge node

3.75 x cores (16 vs 60) on Phi
2 x more operations per cycle on Phi
2.7 x more barrier penalty (cycles) on Phi

7.5 x more work done on Xeon Phi per cycle

One barrier causes  $2.7 \times 7.5 = 20 \times \text{more pain} \odot$ .

(c) RRZE 2014

## Affinity matters!

- Almost all performance properties depend on the position of
  - Data
  - Threads/processes
- Consequences
  - Know where your threads are running
  - Know where your data is
- Bandwidth bottlenecks are ubiquitous

- Synchronization overhead may be an issue
  - ... and also depends on affinity!
  - Many-core poses new challenges in terms of synchronization









# "Simple" performance modeling: The Roofline Model<sup>(1)</sup>

Loop-based performance modeling: Execution vs. data transfer Example: array summation Example: A 3D Jacobi solver Model-guided optimization

<sup>(1)</sup> Samuel Williams, Andrew Waterman, David Patterson, Communications of the ACM, Vol. 52 No. 4, Pages 65-76 10.1145/1498765.1498785 <u>http://cacm.acm.org/magazines/2009/4/22959-roofline-an-insightful-visual-performance-model-for-multicore-architectures/fulltext</u>

# The Roofline Model<sup>1,2</sup>



- 1.  $P_{\text{max}}$  = Applicable peak performance of a loop, assuming that data comes from L1 cache (this is not necessarily  $P_{\text{peak}}$ )
- 2. *I* = Computational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
  - Code balance  $B_{\rm C} = I^{-1}$
- 3.  $b_s$  = Applicable peak bandwidth of the slowest data path utilized



<sup>1</sup> W. Schönauer: <u>Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers</u>. (2000) <sup>2</sup> S. Williams: <u>Auto-tuning Performance on Multicore Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)

How to perform a instruction throughput analysis on the example of Intel's port based scheduler model



First-order assumption: All instructions in a loop are fed independently to the various ports/pipelines

Complex cases (dependencies, hazards): Add penalty cycles / use tools (Intel IACA, Intel Amplifier)

(c) RRZE 2014



Every new CPU generation provides incremental improvements.

Port 7	Port 6	Port 5	Port 4	Port 3	Port 2	Port 1	Port 0
AGU	ALU	ALU	STORE	LOAD	LOAD	ALU	ALU
	JUMP	FSHUF		AGU	AGU	FMA	FMA
		JUMP	32b	32b	32b 🛧		FMUL
laswell	F		¥		I		
				1 uops	Retire 4		



```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i]
}
```

How many cycles to process one AVX-vectorized iteration (one core)?

```
\rightarrow Equivalent to 4 scalar iterations
```

Cycle 1: LOAD + ½ STORE + MULT + ADD Cycle 2: LOAD + ½ STORE Cycle 3: LOAD **Answer: 3 cycles** 



What is the performance in GFlops/s and the bandwidth in MBytes/s?

One AVX iteration (3 cycles) performs  $4 \times 2 = 8$  flops.

(2.7 GHz / 3 cycles) \* 4 updates \* 2 flops/update = **7.2 GFlops/s** 4 GUPS/s \* 4 words/update \* 8byte/word = **128 GBytes/s** 

# **P**<sub>max</sub> + bandwidth limitations: The vector triad



Example: Vector triad A(:)=B(:)+C(:)\*D(:) on a 2.7 GHz 8-core Sandy Bridge chip (AVX vectorized)

*b*<sub>S</sub> = 40 GB/s
 B<sub>c</sub> = (4+1) Words / 2 Flops = 2.5 W/F (including write allocate)
 → *I* = 0.4 F/W = 0.05 F/B

 $\rightarrow$  /  $\cdot$  b<sub>S</sub> = 2.0 GF/s (1.2 % of peak performance)

- P<sub>peak</sub> = 173 Gflop/s (8 FP units x (4+4) Flops/cy x 2.7 GHz)
- P<sub>max</sub> = 8 x 7.2 Gflop/s = 57.6 Gflop/s (33% peak)

 $P = \min(P_{\max}, I \cdot b_S) = \min(57.6, 2.0) \text{ GFlop/s}$ = 2.0 GFlop/s

(c) RRZE 2014

# A not so simple Roofline example





in double precision on a 2.7 GHz Sandy Bridge socket @ "large" N



(c) RRZE 2014



### Plain scalar code, no SIMD

```
LOAD r1.0 \leftarrow 0

i \leftarrow 1

loop:

LOAD r2.0 \leftarrow a(i)

ADD r1.0 \leftarrow r1.0+r2.0

++i \rightarrow? loop

result \leftarrow r1.0
```



 $\rightarrow$  1/12 of ADD peak



### Scalar code, 3-way unrolling

```
LOAD r1.0 \leftarrow 0
LOAD r2.0 \leftarrow 0
LOAD r3.0 \leftarrow 0
i \leftarrow 1
```

#### loop:

LOAD	<b>r4</b> .0	←	a(i)
LOAD	<b>r5.0</b>	←	a(i+1)
LOAD	<b>r6.0</b>	←	a(i+2)

ADD r1.0  $\leftarrow$  r1.0+r4.0 ADD r2.0  $\leftarrow$  r2.0+r5.0 ADD r3.0  $\leftarrow$  r3.0+r6.0

```
i+=3 \rightarrow? loop
result \leftarrow r1.0+r2.0+r3.0
```

#### ADD pipes utilization:



 $\rightarrow$  1/4 of ADD peak

### Applicable peak for the summation loop



**ADD** pipes utilization: SIMD-vectorized, 3-way unrolled LOAD  $[r1.0, ..., r1.3] \leftarrow [0,0]$ LOAD  $[r2.0, ..., r2.3] \leftarrow [0, 0]$ LOAD  $[r3.0, ..., r3.3] \leftarrow [0,0]$ i ← 1  $\rightarrow$  ADD peak loop: LOAD  $[r4.0, ..., r4.3] \leftarrow [a(i), ..., a(i+3)]$ LOAD  $[r5.0,...,r5.3] \leftarrow [a(i+4),...,a(i+7)]$ LOAD  $[r6.0,...,r6.3] \leftarrow [a(i+8),...,a(i+11)]$ ADD r1  $\leftarrow$  r1+r4 ADD r2  $\leftarrow$  r2+r5 ADD r3  $\leftarrow$  r3+r6 i+=12 →? loop result  $\leftarrow$  r1.0+r1.1+...+r3.2+r3.3





## ... on the example of do i=1,N; s=s+a(i); enddo



(c) RRZE 2014



- There is a clear concept of "work" vs. "traffic"
  - "work" = flops, updates, iterations...
  - "traffic" = required data to do "work"
- Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications
- Data transfer and core execution overlap perfectly!
- Slowest data path is modeled only; all others are assumed to be infinitely fast
- If data transfer is the limiting factor, the bandwidth of the slowest data path can be utilized to 100% ("saturation")
- Latency effects are ignored, i.e. perfect streaming mode



### **Exercise: Dense matrix-vector multiplication**



do 
$$i=1,N$$
  
do  $j=1,N$   
 $c(i)=c(i)+A(j,i)*b(j)$   
enddo  
enddo  
 $c(i) = tmp$   
 $c(i) = tmp$   
 $c(i) = tmp$ 

- Assume N ≈ 5000
- Applicable peak performance?
- Relevant data path?
- Computational Intensity?





- 1. Hit the BW bottleneck by good serial code
- 2. Increase intensity to make better use of BW bottleneck
- 3. Increase intensity and go from memory-bound to core-bound
- 4. Hit the core bottleneck by good serial code
- Shift P<sub>max</sub> by accessing additional hardware features or using a different algorithm/implementation



### Shortcomings of the roofline model

- Saturation effects in multicore chips are not explained
  - Reason: "saturation assumption"
  - Cache line transfers and core execution do sometimes not overlap perfectly
  - Only increased "pressure" on the memory interface can saturate the bus
     → need more cores!

### ECM model gives more insight:

G. Hager, J. Treibig, J. Habich, and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013). <u>DOI: 10.1002/cpe.3180</u> Preprint: <u>arXiv:1208.2908</u>







### Case study: Sparse Matrix Vector Multiplication



- Key ingredient in some matrix diagonalization algorithms
  - Lanczos, Davidson, Jacobi-Davidson
- Store only N<sub>nz</sub> nonzero elements of matrix and RHS, LHS vectors with N<sub>r</sub> (number of matrix rows) entries
- "Sparse": N<sub>nz</sub> ~ N<sub>r</sub>





For large problems, spMVM is inevitably memory-bound

Intra-socket saturation effect on modern multicores

- SpMVM is easily parallelizable in shared and distributed memory
- Data storage format is crucial for performance properties
  - Most useful general format on CPUs: Compressed Row Storage (CRS)
  - Depending on compute architecture





- **val[]** stores all the nonzeros (length N<sub>nz</sub>)
- col\_idx[] stores the column index
  of each nonzero (length N<sub>nz</sub>)
- row\_ptr[] stores the starting index of each new row in val[] (length: N<sub>r</sub>)

...

val[]

col idx[]





### Strongly memory-bound for large data sets

Streaming, with partially indirect access:

```
!$OMP parallel do
do i = 1,Nr
do j = row_ptr(i), row_ptr(i+1) - 1
c(i) = c(i) + val(j) * b(col_idx(j))
enddo
enddo
!$OMP end parallel do
```

- Usually many spMVMs required to solve a problem
- Following slides: Performance data on one 24-core AMD Magny Cours node

## **Application: Sparse matrix-vector multiply**

Strong scaling on one XE6 Magny-Cours node



### Case 1: Large matrix



## **Application: Sparse matrix-vector multiply**

Strong scaling on one XE6 Magny-Cours node



### Case 2: Medium size



## **Application: Sparse matrix-vector multiply**

Strong scaling on one Magny-Cours node



### Case 3: Small size





 Sparse MVM in double precision w/ CRS data storage:

do i = 1,
$$N_r$$
  
do j = row\_ptr(i), row\_ptr(i+1) - 1  
 $C(i) = C(i) + val(j) * B(col_idx(j))$   
enddo  
enddo

# DP CRS comp. intensity

$$I_{CRS}^{DP} = \frac{2}{8+4+8\alpha+16/N_{nzr}} \text{ flops}$$

- α quantifies traffic for loading RHS
  - $\alpha = 0 \rightarrow \text{RHS}$  is in cache
  - $\alpha = 1/N_{nzr} \rightarrow RHS$  loaded once
  - $\alpha = 1 \rightarrow$  no cache
  - $\alpha > 1 \rightarrow$  Houston, we have a problem!
- "Expected" performance = b<sub>S</sub> x l<sub>CRS</sub>
- Determine α by measuring performance and actual memory traffic
  - Maximum memory BW may not be achieved with spMVM

### **Determine RHS traffic**



$$I_{CRS}^{DP} = \frac{2}{8+4+8\alpha+16/N_{nzr}} \frac{\text{flops}}{\text{byte}} = \frac{N_{nz} \cdot 2 \text{ flops}}{V_{meas}}$$

*V<sub>meas</sub>* is the measured overall memory data traffic (using, e.g., likwid-perfctr)

• Solve for 
$$\alpha$$
:  $\alpha = \frac{1}{4} \left( \frac{V_{meas}}{N_{nz} \cdot 2 \text{ bytes}} - 6 - \frac{8}{N_{nzr}} \right)$ 

Example: kkt\_power matrix from the UoF collection on one Intel SNB socket

• 
$$N_{nz} = 14.6 \cdot 10^6$$
,  $N_{nzr} = 7.1$ 

▪ *V<sub>meas</sub>* ≈ 258 MB

$$\bullet \rightarrow \alpha = 0.43, \, \alpha N_{nzr} = 3.1$$

- → RHS is loaded 3.1 times from memory
- and:

$$\frac{I_{CRS}^{DP}(1/N_{nzr})}{I_{CRS}^{DP}(\alpha)} = 1.15$$

15% extra traffic → optimization potential!





- Conclusion from Roofline analysis
  - The roofline model does not work 100% for spMVM due to the RHS traffic uncertainties
  - We have "turned the model around" and measured the actual memory traffic to determine the RHS overhead
  - Result indicates:
    - 1. how much actual traffic the RHS generates
    - 2. how efficient the RHS access is (compare BW with max. BW)
    - 3. how much optimization potential we have with matrix reordering

Consequence: Modeling is not always 100% predictive. It's all about *learning more* about performance properties!



# **Case study: A Jacobi smoother**

### The basics in two dimensions

Layer conditions Validating the model in 3D Optimization by spatial blocking in 3D



- Basically it is a sparse matrix vector multiply (spMVM) embedded in an iterative scheme (outer loop)
- but the regular access structure allows for matrix free coding

do iter = 1, max\_iterations

Perform sweep over regular grid:  $y(:) \leftarrow x(:)$ 

Swap y  $\leftrightarrow$  x

enddo

Complexity of implementation and performance depends on

stencil operator, e.g. Jacobi-type, Gauss-Seidel-type, …

spatial extent, e.g. 7-pt or 25-pt in 3D,...





Appropriate performance metric: "Lattice Updates per second" [LUP/s] (here: Multiply by 4 FLOP/LUP to get FLOP/s rate)

(c) RRZE 2014





### Jacobi 5-pt stencil in 2D: Single core performance





(c) RRZE 2014


## **Case study: A Jacobi smoother**

The basics in two dimensions Layer conditions Validating the model in 3D Optimization by spatial blocking in 3D





(c) RRZE 2014



# Worst case: Cache not large enough to hold 3 layers (rows) of grid (+assume "Least Recently Used" replacement strategy)





(c) RRZE 2014

## Analyzing the data flow



Reduce inner (j-) loop dimension successively



x(0:jmax1+1,0:kmax+1)



Best case: 3 "layers" of grid fit into the cache!



x(0:jmax2+1,0:kmax+1)

(c) RRZE 2014





Layer condition:

- Does not depend on outer loop length (kmax)
- No strict guideline (cache associativity data traffic for y not included)
- Needs to be adapted for other stencils (e.g., 3D 7-pt stencil)

### Analyzing the data flow: Layer condition (2D 5-pt Jacobi)





(c) RRZE 2014



- Establish layer condition for all domain sizes
- Idea: Spatial blocking
  - Reuse elements of x () as long as they stay in cache
  - Sweep can be executed in any order, e.g. compute blocks in j-direction

```
→ "Spatial Blocking" of j-loop:
```

enddo

enddo enddo

New layer condition (blocking) 3 \* jblock \* 8B < CacheSize/2

## →Determine for given CacheSize an appropriate jblock value:

jblock < CacheSize / 48 B

(c) RRZE 2014

## Establish the layer condition by blocking



Split up domain into subblocks:						
e.g. block size = 5						
						1

(c) RRZE 2014

#### **Establish the layer condition by blocking**





(c) RRZE 2014

# **Establish layer condition by spatial blocking**





(c) RRZE 2014

#### Layer condition & spatial blocking: Memory code balance





(c) RRZE 2014

### Layer condition & spatial blocking: L3 cache balance





(c) RRZE 2014



 $P = \min(P_{max}, b_S/B_C)$ 



(c) RRZE 2014

# From 2D to 3D



#### **2D**



## **Towards 3D understanding**

 Picture can be considered as 2D cut of 3D domain for (new) fixed i-coordinate:

 $x(0:jmax+1,0:kmax+1) \rightarrow x(i, 0:jmax+1,0:kmax+1)$ 

## From 2D to 3D







- x(0:imax+1, 0:jmax+1,0:kmax+1) Assume i-direction contiguous in main memory (Fortran notation)
- Stay at 2D picture and consider one cell of j-k plane as a contiguous slab of elements in i-direction: x (0:imax, j, k)

Layer condition: From 2D 5-pt to 3D 7-pt Jacobi-type stencil





**2D** 



(c) RRZE 2014





enddo

## Question: Does parallelization/multi-threading change the layer condition?

(c) RRZE 2014

# Jacobi Stencil – OpenMP parallelization (I)





(c) RRZE 2014

# Jacobi Stencil – OpenMP parallelization (II)





(c) RRZE 2014



## **Case study: A Jacobi smoother**

The basics in two dimensions Layer conditions Validating the model in 3D Optimization by spatial blocking in 3D

# Jacobi Stencil – OpenMP parallelization (I)





(c) RRZE 2014



## **Case study: A Jacobi smoother**

The basics in two dimensions Layer conditions Validating the model in 3D Spatial blocking in 3D

# Jacobi Stencil – simple spatial blocking



do jb=1,jmax,jblock ! Assume jmax is multiple of jblock

Ensure layer condition by choosing jblock approriately (Cubic Domains): jblock < CS/(imax\* nthreads\* 48B)

Testsystem: Intel® Xeon® Processor E5-2690 v2 (10 cores / 3 GHz)

MemBW = 48 GB/s, CS = 25 MB (L3) maxMLUPs = 2000 MLUPs

# Jacobi Stencil – simple spatial blocking





(c) RRZE 2014

#### Impact of blocking factor jblock





(c) RRZE 2014





(c) RRZE 2014

## Jacobi Stencil – can we further improve?





(c) RRZE 2014

## Jacobi Stencil – Blocking + NT-stores





(c) RRZE 2014



- We have made sense of the memory-bound performance vs. problem size
  - "Layer conditions" lead to predictions of code balance
  - Achievable memory bandwidth is input parameter
- "What part of the data comes from where" is a crucial question
- The model works only if the bandwidth is "saturated"
  - In-cache modeling is more involved
- Avoiding slow data paths == re-establishing the most favorable layer condition
- Improved code showed the speedup predicted by the model
- Optimal blocking factor can be estimated
  - Be guided by the cache size the layer condition
  - No need for exhaustive scan of "optimization space"



# DEMO

(c) RRZE 2014



# Coding for SingleInstructionMultipleData processing



- Single Instruction Multiple Data (SIMD) operations allow the concurrent execution of the same operation on "wide" registers.
- x86 SIMD instruction sets:
  - SSE: register width = 128 Bit  $\rightarrow$  2 double precision floating point operands
  - AVX: register width = 256 Bit  $\rightarrow$  4 double precision floating point operands
- Adding two registers holding double precision floating point operands



(c) RRZE 2014

# **SIMD** processing – Basics

# Steps (done by the compiler) for "SIMD processing"







#### No SIMD vectorization for loops with data dependencies:

for(int i=0; i<n;i++)
 A[i]=A[i-1]\*s;</pre>

## "Pointer aliasing" may prevent SIMDfication

```
void scale_shift(double *A, double *B, double *C, int n) {
    for(int i=0; i<n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```

■ C/C++ allows that  $\mathbf{A} \rightarrow \&C[-1]$  and  $\mathbf{B} \rightarrow \&C[-2]$ → C[i] = C[i-1] + C[i-2]: dependency → No SIMD

If "pointer aliasing" is not used, tell it to the compiler:

-fno-alias (Intel), -Msafeptr (PGI), -fargument-noalias (gcc)

```
restrict keyword (C only!):
void f(double restrict *a, double restrict *b) {...}
```



# Reading x86 assembly code and exploting SIMD parallelism

Understanding SIMD execution by inspecting assembly code SIMD vectorization how-to Intel compiler options and features for SIMD



## Why check the assembly code?

- Sometimes the only way to make sure the compiler "did the right thing"
  - Example: "LOOP WAS VECTORIZED" message is printed, but Loads & Stores may still be scalar!
- Get the assembler code (Intel compiler): icc -S -O3 -xHost triad.c -o a.out
- Disassemble Executable:
  - objdump -d ./a.out | less

#### The x86 ISA is documented in:

Intel Software Development Manual (SDM) 2A and 2B AMD64 Architecture Programmer's Manual Vol. 1-5


```
16 general Purpose Registers (64bit):
rax, rbx, rcx, rdx, rsi, rdi, rsp, rbp, r8-r15
alias with eight 32 bit register set:
eax, ebx, ecx, edx, esi, edi, esp, ebp
```

#### Floating Point SIMD Registers:

xmm0-xmm15	SSE (128bit)	alias with 256-bit registers
ymm0-ymm15	AVX (256bit)	

#### SIMD instructions are distinguished by: AVX (VEX) prefix: v

	•
Operation:	mul, add, mov
Modifier:	nontemporal (nt), unaligned (u), aligned (a), high (h)
Width:	scalar (s), packed (p)
Data type:	single (s), double (d)

Case Study: Simplest code for the summation of the elements of a vector (single precision)





(c) RRZE 2014

### Summation code (single precision): Improvements





### **Alternatives:**

- The compiler does it for you (but: aliasing, alignment, language)
- Compiler directives (pragmas)
- Alternative programming models for compute kernels (OpenCL, ispc)
- Intrinsics (restricted to C/C++)
- Implement directly in assembler

### To use intrinsics the following headers are available:

- xmmintrin.h (SSE)
- pmmintrin.h (SSE2)
- immintrin.h (AVX)
- x86intrin.h (all instruction set extensions)
- See next slide for an example

# Example: array summation using C intrinsics (SSE, single precision)



}

#### **Example: array summation from intrinsics, instruction code**



14:	0f 57 c9	xorps	%xmm1,%xmm1	
17:	31 c0	xor	%eax,%eax	
19:	0f 28 d1	movaps	%xmm1,%xmm2	
1c:	0f 28 c1	movaps	%xmm1,%xmm0	
1f:	0f 28 d9	movaps	%xmm1,%xmm3	
22:	66 Of 1f 44 00 00	nopw	0x0(%rax,%rax,1)	
28:	0f 10 3e	movups	(%rsi),%xmm7	
2b:	0f 10 76 10	movups	0x10(%rsi),%xmm6	
2f:	0f 10 6e 20	movups	0x20(%rsi),%xmm5	
33:	0f 10 66 30	movups	0x30(%rsi),%xmm4	
37:	83 c0 10	add	\$0x10,%eax	
3a:	48 83 c6 40	add	\$0x40,%rsi	
3e:	0f 58 df	addps	%xmm7,%xmm3	
41:	0f 58 c6	addps	%xmm6,%xmm0	
44:	0f 58 d5	addps	%xmm5,%xmm2	
47:	0f 58 cc	addps	%xmm4,%xmm1	
4a:	39 c7	cmp	%eax,%edi	
4c:	77 da	ja	<pre>28 <compute_sum_sse+0x18></compute_sum_sse+0x18></pre>	Loop
4e:	0f 58 c3	addps	<pre>%xmm3,%xmm0</pre>	
51:	0f 58 c2	addps	%xmm2,%xmm0	
54:	0f 58 c1	addps	%xmm1,%xmm0	
57:	f2 0f 7c c0	haddps	%xmm0,%xmm0	
5b:	f2 0f 7c c0	haddps	%xmm0,%xmm0	
5f:	c3	retq		

#### Node-Level Performance Engineering

body



- Intel compiler will try to use SIMD instructions when enabled to do so
  - "Poor man's vector computing"
  - Compiler can emit messages about vectorized loops (not by default):

```
plain.c(11): (col. 9) remark: LOOP WAS VECTORIZED.
```

- Use option -vec\_report3 to get full compiler output about which loops were vectorized and which were not and why (data dependencies!)
- Some obstructions will prevent the compiler from applying vectorization even if it is possible
- You can use source code directives to provide more information to the compiler

The compiler will vectorize starting with -02.

### To enable specific SIMD extensions use the –x option:

```
    -xSSE2 vectorize for SSE2 capable machines
    Available SIMD extensions:
    SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX
```

-xAVX on Sandy Bridge processors

Recommended option:

**-xHost** will optimize for the architecture you compile on

On AMD Opteron: use plain –O3 as the –x options may involve CPU type checks.



Controlling non-temporal stores (part of the SIMD extensions)

-opt-streaming-stores always|auto|never

- **always** use NT stores, assume application is memory bound (use with caution!)
- auto compiler decides when to use NT stores
- **never** do not use NT stores unless activated by source code directive



- 1. Countable
- 2. Single entry and single exit
- 3. Straight line code
- 4. No function calls (exception intrinsic math functions)

#### **Better performance with:**

- **1. Simple inner loops with unit stride**
- 2. Minimize indirect addressing
- 3. Align data structures (SSE 16 bytes, AVX 32 bytes)
- 4. In C use the restrict keyword for pointers to rule out aliasing

### **Obstacles for vectorization:**

- Non-contiguous memory access
- Data dependencies



- Fine-grained control of loop vectorization
- Use !DEC\$ (Fortran) or #pragma (C/C++) sentinel to start a compiler directive
- #pragma vector always vectorize even if it seems inefficient (hint!)
- #pragma novector do not vectorize even if possible
- #pragma vector nontemporal use NT stores when allowed (i.e. alignment conditions are met)
- #pragma vector aligned specifies that all array accesses are aligned to 16-byte boundaries (DANGEROUS! You must not lie about this!)

- Since Intel Compiler 12.0 the simd pragma is available
- #pragma simd enforces vectorization where the other pragmas fail
- Prerequesites:
  - Countable loop
  - Innermost loop
  - Must conform to for-loop style of OpenMP worksharing constructs
- There are additional clauses: reduction, vectorlength, private
- Refer to the compiler manual for further details

```
#pragma simd reduction(+:x)
for (int i=0; i<n; i++) {
    x = x + A[i];
}</pre>
```

 NOTE: Using the #pragma simd the compiler may generate incorrect code if the loop violates the vectorization rules!



#### Alignment issues

 Alignment of arrays with SSE (AVX) should be on 16-byte (32-byte) boundaries to allow packed aligned loads and NT stores (for Intel processors)

#### • AMD has a scalar nontemporal store instruction

- Otherwise the compiler will revert to unaligned loads and not use NT stores – even if you say vector nontemporal
- Modern x86 CPUs have less (not zero) impact for misaligned LD/ST, but Xeon Phi relies heavily on it!
- How is manual alignment accomplished?
- Dynamic allocation of aligned memory (align = alignment boundary):

```
#define _XOPEN_SOURCE 600
#include <stdlib.h>
```



### Efficient parallel programming on ccNUMA nodes

Performance characteristics of ccNUMA nodes First touch placement policy C++ issues ccNUMA locality and dynamic scheduling ccNUMA locality beyond first touch

### ccNUMA:

- Whole memory is transparently accessible by all processors
- but physically distributed
- with varying bandwidth and latency
- and potential contention (shared memory paths)
- How do we make sure that memory access is always as "local" and "distributed" as possible?



 Page placement is implemented in units of OS pages (often 4kB, possibly more)



#### Cray XE6 Interlagos node 4 chips, two sockets, 8 threads per ccNUMA domain

#### ccNUMA map: Bandwidth penalties for remote access

- Run 8 threads per ccNUMA domain (1 chip)
- Place memory in different domain  $\rightarrow$  4x4 combinations
- STREAM triad benchmark using nontemporal stores



(c) RRZE 2014





#### numactl can influence the way a binary maps its memory pages:

```
numactl --membind=<nodes> a.out  # map pages only on <nodes>
    --preferred=<node> a.out  # map pages on <node>
    # and others if <node> is full
    --interleave=<nodes> a.out  # map pages round robin across
    # all <nodes>
```

#### Examples:

```
for m in `seq 0 3`; do
   for c in `seq 0 3`; do
    env OMP_NUM_THREADS=8 \
        numactl --membind=$m --cpunodebind=$c ./stream
   enddo
enddo
```

#### But what is the default without numactl?

(c) RRZE 2014



"Golden Rule" of ccNUMA:

### A memory page gets mapped into the local memory of the processor that first touches it!

- Except if there is not enough local memory available
- This might be a problem, see later
- **Caveat:** "touch" means "write", not "allocate"
- **Example:**

mapped here yet

Memory not

double \*huge = (double\*)malloc(N\*sizeof(double));



It is sufficient to touch a single item to map the entire page

## **Coding for ccNUMA data locality**



#### Most simple case: explicit initialization



(c) RRZE 2014

## **Coding for ccNUMA data locality**



 Sometimes initialization is not so obvious: I/O cannot be easily parallelized, so "localize" arrays before I/O



(c) RRZE 2014

## **Coding for Data Locality**



- Required condition: OpenMP loop schedule of initialization must be the same as in all computational loops
  - Only choice: static! Specify explicitly on all NUMA-sensitive loops, just to be sure...
  - Imposes some constraints on possible optimizations (e.g. load balancing)
  - Presupposes that all worksharing loops with the same loop length have the same thread-chunk mapping
  - If dynamic scheduling/tasking is unavoidable, more advanced methods may be in order
    - See below

#### How about global objects?

- Better not use them
- If communication vs. computation is favorable, might consider properly placed copies of global data
- C++: Arrays of objects and std::vector<> are by default initialized sequentially
  - STL allocators provide an elegant solution

**Coding for Data Locality:** 

Placement of static arrays or arrays of objects

Don't forget that constructors tend to touch the data members of an object. Example:

```
class D {
  double d;
public:
  D(double d=0.0) throw() : d(d) {}
  inline D operator+(const D& o) throw() {
    return D(d+o.d);
  }
  inline D operator*(const D& o) throw() {
    return D(d*o.d);
  }
};
                \rightarrow placement problem with
```

Hional



 Placement of objects is then done automatically by the C++ runtime via "placement new"

**Coding for Data Locality:** 

NUMA allocator for parallel first touch in **std::vector**<>



```
template <class T> class NUMA Allocator {
public:
  T* allocate(size_type numObjects, const void
               *localityHint=0) {
    size type ofs,len = numObjects * sizeof(T);
    void *m = malloc(len);
    char *p = static cast<char*>(m);
    int i,pages = len >> PAGE BITS;
#pragma omp parallel for schedule(static) private(ofs)
    for(i=0; i<pages; ++i) {</pre>
      ofs = static cast<size t>(i) << PAGE BITS;</pre>
      p[ofs]=0;
    }
    return static cast<pointer>(m);
};
           Application:
```

vector<double,NUMA\_Allocator<double> > x(1000000)



- If your code is cache-bound, you might not notice any locality problems
- Otherwise, bad locality limits scalability at very low CPU numbers (whenever a node boundary is crossed)
  - If the code makes good use of the memory interface
  - But there may also be a general problem in your code...
- Running with numactl --interleave might give you a hint
  - See later
- Consider using performance counters
  - LIKWID-perfctr can be used to measure nonlocal memory accesses
  - Example for Intel Westmere dual-socket system (Core i7, hex-core):

env OMP\_NUM\_THREADS=12 likwid-perfctr -g MEM -C N:0-11 ./a.out

# Using performance counters for diagnosing bad ccNUMA access locality



#### Intel Westmere EP node (2x6 cores):



(c) RRZE 2014

### If all fails...



- Even if all placement rules have been carefully observed, you may still see nonlocal memory traffic. Reasons?
  - Program has erratic access patters → may still achieve some access parallelism (see later)
  - OS has filled memory with buffer cache data:

<pre># numact1]</pre>	hardware # idle node!	
available: 2	nodes (0-1)	
node 0 size:	2047 MB	
node 0 free:	906 MB	
node 1 size:	1935 MB	
node 1 free:	1798 MB	

top - 14:18:25 up 92 days, 6:07, 2 users, load average: 0.00, 0.02, 0.00 Mem: 4065564k total, 1149400k used, 2716164k free, 43388k buffers Swap: 2104504k total, 2656k used, 2101848k free, 1038412k cached

### ccNUMA problems beyond first touch: Buffer cache

### OS uses part of main memory for disk buffer (FS) cache

- If FS cache fills part of memory, apps will probably allocate from foreign domains
- non-local access!
- "sync" is not sufficient to drop buffer cache blocks



### Remedies

- Drop FS cache pages after user job has run (admin's job)
  - seems to be automatic after aprun has finished on Crays
- User can run "sweeper" code that allocates and touches all physical memory before starting the real application
- numactl tool or aprun can force local allocation (where applicable)
- Linux: There is no way to limit the buffer cache size in standard kernels



### ccNUMA problems beyond first touch: Buffer cache



### Real-world example: ccNUMA and the Linux buffer cache Benchmark:

- 1. Write a file of some size from LD0 to disk
- 2. Perform bandwidth benchmark using all cores in LD0 and maximum memory installed in LD0





#### ccNUMA placement and erratic access patterns



 Sometimes access patterns are just not nicely grouped into contiguous chunks:

```
double precision :: r, a(M)
!$OMP parallel do private(r)
do i=1,N
    call RANDOM_NUMBER(r)
    ind = int(r * M) + 1
    res(i) = res(i) + a(ind)
enddo
!OMP end parallel do
```

Or you have to use tasking/dynamic scheduling:

```
!$OMP parallel
!$OMP single
do i=1,N
    call RANDOM_NUMBER(r)
    if(r.le.0.5d0) then
!$OMP task
      call do_work_with(p(i))
!$OMP end task
    endif
enddo
!$OMP end single
!$OMP end parallel
```

 In both cases page placement cannot easily be fixed for perfect parallel access

#### ccNUMA placement and erratic access patterns

- Worth a try: Interleave memory across ccNUMA domains to get at least some parallel access
  - 1. Explicit placement:



```
numactl --interleave=0-3 ./a.out
```

Fine-grained program-controlled placement via libnuma (Linux)
using, e.g., numa\_alloc\_interleaved\_subset(),
numa alloc interleaved() and others

#### The curse and blessing of interleaved placement: OpenMP STREAM on a Cray XE6 Interlagos node



- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



(c) RRZE 2014

#### The curse and blessing of interleaved placement: OpenMP STREAM triad on 4-socket (48 core) Magny Cours node



- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



(c) RRZE 2014

### Identify the problem

- Is ccNUMA an issue in your code?
- Simple test: run with numactl --interleave

### Apply first-touch placement

- Look at initialization loops
- Consider loop lengths and static scheduling
- C++ and global/static objects may require special care

### If dynamic scheduling cannot be avoided

Consider round-robin placement

### Buffer cache may impact proper placement

- Kick your admins
- or apply sweeper code
- If available, use runtime options to force local placement





## Simultaneous multithreading (SMT)

Principles and performance impact SMT vs. independent instruction streams Facts and fiction SMT Makes a single physical core appear as two or more "logical" cores → multiple threads/processes run concurrently



#### SMT principle (2-way example):



(c) RRZE 2014
# **SMT** impact



- SMT is primarily suited for increasing processor throughput
  - With multiple threads/processes running concurrently
- Scientific codes tend to utilize chip resources quite well
  - Standard optimizations (loop fusion, blocking, ...)
  - High data and instruction-level parallelism
  - Exceptions do exist

### SMT is an important topology issue

- SMT threads share almost all core resources
  - Pipelines, caches, data paths
- Affinity matters!
- If SMT is not needed
  - pin threads to physical cores
  - or switch it off via BIOS etc.



# **SMT** impact

- SMT adds another layer of topology (inside the physical core)
- Caveat: SMT threads share all caches!
- Possible benefit: Better pipeline throughput
  - Filling otherwise unused pipelines
  - Filling pipeline bubbles with other thread's executing instructions:



- Beware: Executing it all in a single thread (if possible) may reach the same goal without SMT:



# Simultaneous recursive updates with SMT



### Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT MULT Pipeline depth: 5 stages $\rightarrow$ 1 F / 5 cycles for recursive update



(c) RRZE 2014

# Simultaneous recursive updates with SMT



### Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT MULT Pipeline depth: 5 stages → 1 F / 5 cycles for recursive update



#### 5 independent updates on a single thread do the same job!

(c) RRZE 2014



### Intel Sandy Bridge (desktop) 4-core; 3.5 GHz; SMT Pure update benchmark can be vectorized $\rightarrow$ 2 F / cycle (store limited)



(c) RRZE 2014

#### (c) RRZE 2014

#### **Node-Level Performance Engineering**

### SMT myths: Facts and fiction (1)

Myth: "If the code is compute-bound, then the functional units should be saturated and SMT should show no improvement."



- 1. A compute-bound loop does not necessarily saturate the pipelines; dependencies can cause a lot of bubbles, which may be filled by SMT threads.
- 2. If a pipeline is already full, SMT will not improve its utilization





# **SMT myths: Facts and fiction (2)**

- Myth: "If the code is memory-bound, SMT should help because it can fill the bubbles left by waiting for data from memory."
- Truth:
  - 1. If the maximum memory bandwidth is already reached, SMT will not help since the relevant resource (bandwidth) is exhausted.

    7000

    2 F/cycle

    6000
  - 2. If the relevant bottleneck is not exhausted, SMT may help since it can fill bubbles in the LOAD pipeline.

This applies also to other "relevant bottlenecks!"



# **SMT** myths: Facts and fiction (3)



 Myth: "SMT can help bridge the latency to memory (more outstanding references)."

### Truth:

Outstanding references may or may not be bound to SMT threads; they may be a resource of the memory interface and shared by all threads. The benefit of SMT with memory-bound code is usually due to better utilization of the pipelines so that less time gets "wasted" in the cache hierarchy.

See also the "ECM Performance Model" later on.





### **Goals for optimization:**

- 1. Map your work to an instruction mix with highest throughput using the most effective instructions.
- 2. Reduce data volume over slow data paths fully utilizing available bandwidth.
- 3. Avoid possible hazards/overhead which prevent reaching goals one and two.



# Multicore Scaling: The ECM Model

Improving the Roofline Model

#### Assumes one of two bottlenecks

- 1. In-core execution
- 2. Bandwidth of a single hierarchy level
- Latency effects are not modeled → pure data streaming assumed
- In-core execution is sometimes hard to model

- Saturation effects in multicore chips are not explained
  - ECM model gives more insight

G. Hager, J. Treibig, J. Habich, and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013). DOI: 10.1002/cpe.3180 Preprint: <u>arXiv:1208.2908</u>





### **ECM Model**

- ECM = "Execution-Cache-Memory"
- Assumptions:
- Single-core execution time is composed of
  - 1. In-core execution
  - 2. Data transfers in the memory hierarchy
- Data transfers may or may not overlap with each other or with in-core execution
- Scaling is linear until the relevant bottleneck is reached
- Input:
- Same as for Roofline
- + data transfer times in hierarchy





- REPEAT[A(:) = B(:) + C(:) \* D(:)] @ double precision
- Analysis for Sandy Bridge core w/ AVX (unit of work: 1 cache line)





### Full vs. partial vs. no overlap



(c) RRZE 2014

#### Node-Level Performance Engineering

tional



- Identify relevant bandwidth bottlenecks
  - L3 cache
  - Memory interface
- Scale single-thread performance until first bottleneck is hit:

$$P(n) = \min(nP_0, I \cdot b_S)$$



ECM prediction vs. measurements for A(:)=B(:)+C(:)\*D(:) on a Sandy Bridge socket (no-overlap assumption)





ECM prediction vs. measurements for A(:)=B(:)+C(:)/D(:)on a Sandy Bridge socket (full overlap assumption)





In-core execution is dominated by divide operation (44 cycles with AVX, 22 scalar)

Almost perfect agreement with ECM model



- Saturation effects are ubiquitous; understanding them gives us opportunity to
  - Find out about optimization opportunities
  - Save energy by letting cores idle  $\rightarrow$  see power model later on
  - Putting idle cores to better use → asynchronous communication, functional parallelism
- Simple models work best. Do not try to complicate things unless it is really necessary!

### Possible extensions to the ECM model

- Accommodate latency effects
- Model simple "architectural hazards"

# **Tutorial conclusion**

- Multicore architecture == multiple complexities
  - Affinity matters  $\rightarrow$  pinning/binding is essential
  - Bandwidth bottlenecks  $\rightarrow$  inefficiency is often made on the chip level
  - Topology dependence of performance features  $\rightarrow$  know your hardware!

### Put cores to good use

- Bandwidth bottlenecks  $\rightarrow$  surplus cores  $\rightarrow$  functional parallelism!?
- Shared caches → fast communication/synchronization → better implementations/algorithms?

### Simple modeling techniques help us

- ... understand the limits of our code on the given hardware
- ... identify optimization opportunities
- I learn more, especially when they do not work!

### Simple tools get you 95% of the way

e.g., with the LIKWID tool suite







Moritz Kreutzer Markus Wittmann Thomas Zeiser Michael Meier Holger Stengel







Bundesministerium für Bildung und Forschung

# THANK YOU.

(c) RRZE 2014

### (c) RRZE 2014

#### **Node-Level Performance Engineering**

# **Presenter Biographies**

- Georg Hager holds a PhD in computational physics from the University of Greifswald. He has been working with high performance systems since 1995, and is now a senior research scientist in the HPC group at Erlangen Regional Computing Center (RRZE). Recent research includes architecture-specific optimization for current microprocessors, performance modeling on processor and system levels, and the efficient use of hybrid parallel systems. See his blog at <u>http://blogs.fau.de/hager</u> for current activities, publications, and talks.
- Jan Treibig holds a PhD in Computer Science from the University of Erlangen. He is now a postdoctoral researcher in the HPC Services group at Erlangen Regional Computing Center (RRZE). His current research revolves around architecture-specific and low-level optimization for current processor architectures, performance modeling on processor and system levels, and programming tools. He is the developer of LIKWID, a collection of lightweight performance tools. In his daily work he is involved in all aspects of user support in High Performance Computing: training, code parallelization, profiling and optimization, and the evaluation of novel computer architectures.
- Gerhard Wellein holds a PhD in solid state physics from the University of Bayreuth and is a professor at the Department for Computer Science at the University of Erlangen. He leads the HPC group at Erlangen Regional Computing Center (RRZE) and has more than ten years of experience in teaching HPC techniques to students and scientists from computational science and engineering programs. His research interests include solving large sparse eigenvalue problems, novel parallelization approaches, performance modeling, and architecture-specific optimization.









## Abstract



- ISC14 tutorial: Node-Level Performance Engineering
- Presenter(s): Georg Hager, Jan Treibig, Gerhard Wellein

### ABSTRACT:

This tutorial covers performance engineering approaches on the compute node level. "Performance engineering" is more than employing tools to identify hotspots and blindly applying textbook optimizations. It is about developing a thorough understanding of the interactions between software and hardware. This process starts at the core, socket, and node level, where the code gets executed that does the actual "work." Once the architectural requirements of a code are understood and correlated with performance measurements, the potential benefit of optimizations can often be predicted. We start by giving an overview of modern processor and node architectures, including accelerators such as GPGPUs and Xeon Phi. Typical bottlenecks such as instruction throughput and data transfers are identified using kernel benchmarks and put into the architectural context. The impact of optimizations like SIMD vectorization, ccNUMA placement, and cache blocking is shown, and different aspects of a "holistic" node-level performance engineering strategy are demonstrated. Using the LIKWID multicore tools we show the importance of topology awareness, affinity enforcement, and hardware metrics. The latter are used to support the performance engineering process by supplying information that can validate or falsify performance models.



Books:

 G. Hager and G. Wellein: Introduction to High Performance Computing for Scientists and Engineers. CRC Computational Science Series, 2010. ISBN 978-1439811924

Papers:

- G. Hager, J. Treibig, J. Habich and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013). <u>DOI: 10.1002/cpe.3180</u> Preprint: <u>arXiv:1208.2908</u>
- J. Treibig, G. Hager and G. Wellein: Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering. Workshop on Productivity and Performance (PROPER 2012) at Euro-Par 2012, August 28, 2012, Rhodes Island, Greece. Preprint: <u>arXiv:1206.3738</u>
- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, A. Basermann and A. R. Bishop: Sparse Matrix-vector Multiplication on GPGPU Clusters: A New Storage Format and a Scalable Implementation. Workshop on Large-Scale Parallel Processing 2012 (LSPP12), DOI: 10.1109/IPDPSW.2012.211
- J. Treibig, G. Hager, H. Hofmann, J. Hornegger and G. Wellein: Pushing the limits for medical image reconstruction on recent standard multicore processors. International Journal of High Performance Computing Applications, (published online before print). <u>DOI: 10.1177/1094342012442424</u>



Papers continued:

 G. Wellein, G. Hager, T. Zeiser, M. Wittmann and H. Fehske: Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. Proc. COMPSAC 2009.

DOI: 10.1109/COMPSAC.2009.82

- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
   DOI: 10.1142/S0129626410000296. Preprint: arXiv:1006.3148
- J. Treibig, G. Hager and G. Wellein: LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. Proc. <u>PSTI2010</u>, the First International Workshop on Parallel Software Tools and Tool Infrastructures, San Diego CA, September 13, 2010. <u>DOI: 10.1109/ICPPW.2010.38</u>. Preprint: <u>arXiv:1004.4431</u>
- G. Schubert, H. Fehske, G. Hager, and G. Wellein: Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems. Parallel Processing Letters 21(3), 339-358 (2011).
   <u>DOI: 10.1142/S0129626411000254</u>
- J. Treibig, G. Wellein and G. Hager: Efficient multicore-aware parallelization strategies for iterative stencil computations. Journal of Computational Science 2 (2), 130-137 (2011). <u>DOI 10.1016/j.jocs.2011.01.010</u>



Papers continued:

- J. Habich, T. Zeiser, G. Hager and G. Wellein: Performance analysis and optimization strategies for a D3Q19 Lattice Boltzmann Kernel on nVIDIA GPUs using CUDA. Advances in Engineering Software and Computers & Structures 42 (5), 266–272 (2011). DOI: 10.1016/j.advengsoft.2010.10.007
- J. Treibig, G. Hager and G. Wellein: Multicore architectures: Complexities of performance prediction for Bandwidth-Limited Loop Kernels on Multi-Core Architectures. <u>DOI: 10.1007/978-3-642-13872-0\_1</u>, Preprint: <u>arXiv:0910.4865</u>.
- G. Hager, G. Jost, and R. Rabenseifner: Communication Characteristics and Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-core SMP Nodes. In: Proceedings of the Cray Users Group Conference 2009 (CUG 2009), Atlanta, GA, USA, May 4-7, 2009. <u>PDF</u>
- R. Rabenseifner and G. Wellein: Communication and Optimization Aspects of Parallel Programming Models on Hybrid Architectures. International Journal of High Performance Computing Applications 17, 49-62, February 2003. DOI:10.1177/1094342003017001005