#### ERLANGEN REGIONAL COMPUTING CENTER



## Node-Level Performance Engineering for Multicore Systems

J. Treibig

PPoPP 2015, 6.2.2015



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

## There is no alternative to knowing what is going on between your code and the hardware

#### Without performance modeling, optimizing code is like stumbling in the dark





#### Schedule

Time	Торіс
8:30 - 10:00	Intro / Single-Core Performance
10:00 – 10:30	Coffee break
10:30 – 12:00	Node Performance / Performance Tools
12:00 - 14:00	Lunch
14:00 – 15:30	Performance Engineering Process
15:30 – 16:00	Coffee break
16:00 – 17:30	Performance Modeling / Case Studies





#### WARMUP: PERFORMANCE QUIZ







## Quiz

- What is a "write-allocate" (a.k.a. read for ownership)?
  - A: Many cache architectures allocate a CL on a store miss.
- What is Amdahl's Law?



#### What is the Roofline Model?

<sup>1</sup>W. Schönauer: <u>Scientific Supercomputing:</u> <u>Architecture and Use of Shared and Distributed</u> <u>Memory Parallel Computers</u>. (2000)

<sup>2</sup> S. Williams: <u>Auto-tuning Performance on Multicore</u> <u>Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)





#### Quiz cont.

How many cycles does a double-precision ADD/MULT/DIV take?

**R**0

ကြ

A[2]

A: Intel IvyBridge, ADD 3 cycles, MULT 5 cycles , DIV 21 cycles

Do you know the STREAM benchmarks?

A: Defacto standard HPC benchmark for (memory) bandwidth.

What is SIMD vectorization?

A: Single instruction multiple data. Data parallel execution units.

What is ccNUMA?





## Where it all started: Stored Program Computer



EDSAC 1949 Maurice Wilkes, Cambridge

- Provide improvements for relevant software
- What are the technical opportunities?
- Economical concerns
- Multi-way special purpose



#### **Excursion in memory bandwidth** Some thoughts on efficiency ...

Common lore: *Efficiency is the fraction of peak performance you reach!* 

Example: STREAM triad (A(:)= B(:)+C(:)\*d) with data not fitting into cache.

Intel Xeon X5482 (Harpertown 3.2 GHz): 553 Mflops/s (8 cores) Efficiency 0.54% of peak

Intel Xeon E5-2680 (SandyBridge EP 2.7 GHz) 4357 Mflops/s (16 cores) Efficiency 1.2% of peak

What can we do about it?

**Nothing!** 



#### **Excursion in memory bandwidth**

A better way to think about efficiency

Reality: This code is bound by main memory bandwidth.

HPT 6.6 GB/s (8.8 GB/s with WA) SNB 52.3 GB/s (69.6 GB/s with WA) Efficiency increase: None ! Architecture improvement: 8x

In both cases this is near 100% of achievable memory bandwidth.

## To think about efficiency you should focus on the utilization of the relevant resource!





Hardware-Software Co-Design? From algorithm to execution

Notions of work:

- Application Work
  - Flops
  - LUPS
  - VUPS
- Processor Work
  - Instructions
  - Data Volume

#### Algorithm



#### **Programming language**



#### Machine code



#### **Example: Threaded vector triad in C**

```
Consider the following code:
#pragma omp parallel private(j)
ł
for (int j=0; j<niter; j++) {</pre>
#pragma omp for
   for (int i=0; i<size; i++) {</pre>
      a[i] = b[i] + c[i] * d[i];
      /* global synchronization */
}
}
```

Setup:

32 threads running on a dual socket 8-core SandyBridge-EP gcc 4.7.0

Every single synchronization in this setup costs in the order of **60000 cycles** !



#### Why hardware should not be exposed

Such an approach is not portable ...

Hardware issues frequently change ...

Those nasty hardware details are too difficult to learn for the average programmer ...

Important fundamental concepts are stable and portable (ILP, SIMD, memory organization). The basic principals are simple to understand and every programmer should know them.





#### **Approaches to performance optimization**



Highly complex Problem centric Tool centric





#### **Focus on resource utilization**

#### **1. Instruction execution**

Primary resource of the processor.

#### **2.** Data transfer bandwidth

Data transfers as a consequence of instruction execution.

What is the **limiting resource**? Do you fully **utilize** available **resources**?





#### What needs to be done on one slide

- Reduce computational work
- Reduce data volume (over slow data paths)
- Make use of parallel resources
  - Load balancing
  - Serial fraction
- Identify relevant bottleneck(s)
  - Eliminate bottleneck
  - Increase resource utilization

#### Final Goal: Fully exploit offered resources for your specific code!





#### HARDWARE OPTIMIZATIONS FOR SINGLE-CORE EXECUTION



- ILP
- SIMD
- SMT
- Memory hierarchy





## **Common technologies**



## Multi-Core: Intel Xeon 2600 (2012)

- Xeon 2600 "Sandy Bridge EP": 8 cores running at 2.7 GHz (max 3.2 GHz)
- Simultaneous Multithreading
   → reports as 16-way chip
- 2.3 Billion Transistors / 32 nm



#### 2-socket server







# General-purpose cache based microprocessor core



Stored-program computer

- Implements "Stored Program Computer" concept (Turing 1936)
- Similar designs on all modern systems
- (Still) multiple potential bottlenecks



## **Pipelining of arithmetic/functional units**

- Idea:
  - Split complex instruction into several simple / fast steps (stages)
  - Each step takes the same amount of time, e.g. a single cycle
  - Execute different steps on different instructions at the same time (in parallel)
- Allows for shorter cycle times (simpler logic circuits), e.g.:
  - floating point multiplication takes 5 cycles, but
  - processor can work on 5 different multiplications simultaneously
  - one result at each cycle after the pipeline is full
- Drawback:
  - Pipeline must be filled startup times (#Instructions >> pipeline steps)
  - Efficient use of pipelines requires large number of independent instructions → instruction level parallelism
  - Requires complex instruction scheduling by compiler/hardware software-pipelining / out-of-order
- Pipelining is widely used in modern computer architectures



## 5-stage Multiplication-Pipeline: A(i)=B(i)\*C(i) ; i=1,...,N



First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages



## **Pipelining: The Instruction pipeline**

 Besides arithmetic & functional unit, instruction execution itself is pipelined also, e.g.: one instruction performs at least 3 steps:



Hardware Pipelining on processor (all units can run concurrently):



- Branches can stall this pipeline! (Speculative Execution, Predication)
- Each unit is pipelined itself (e.g., Execute = Multiply Pipeline)

## Superscalar Processors – Instruction Level Parallelism

 Multiple units enable use of Instruction Level Parallelism (ILP): Instruction stream is "parallelized" on the fly



- Issuing m concurrent instructions per cycle: m-way superscalar
- Modern processors are 3- to 6-way superscalar & can perform 2 or 4 floating point operations per cycles

# Core details: Simultaneous multi-threading (SMT)





LL55

## **Core details: SIMD processing**

Single Instruction Multiple Data (SIMD) allows the concurrent execution of the same operation on "wide" registers.

- SSE: register width = 128 Bit  $\rightarrow$  2 DP floating point operands
- AVX: register width = 256 Bit  $\rightarrow$  4 DP floating point operands

Adding two registers holding double precision floating point operands



## **SIMD processing – Basics**

#### Steps (done by the compiler) for "SIMD processing"





## **SIMD processing – Basics**

No SIMD vectorization for loops with data dependencies:

for(int i=0; i<n;i++)
 A[i]=A[i-1]\*s;</pre>

"Pointer aliasing" may prevent SIMDfication

```
void f(double *A, double *B, double *C, int n) {
    for(int i=0; i<n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```

C/C++ allows that  $A \rightarrow \&C[-1]$  and  $B \rightarrow \&C[-2]$ 

 $\rightarrow$  C[i] = C[i-1] + C[i-2]: dependency  $\rightarrow$  No SIMD

If "pointer aliasing" is not used, tell it to the compiler:

-fno-alias (Intel), -Msafeptr (PGI), -fargument-noalias (gcc) restrict keyword (C only!):

void f(double restrict \*A, double restrict \*B, double restrict \*C, int n) {...}

## Why and how?

Why check the assembly code?

- Sometimes the only way to make sure the compiler "did the right thing"
  - Example: "LOOP WAS VECTORIZED" message is printed, but Loads & Stores may still be scalar!
- Get the assembler code (Intel compiler):

icc -S -O3 -xHost triad.c -o a.out

Disassemble Executable:

objdump -d ./a.out | less

#### The x86 ISA is documented in:

Intel Software Development Manual (SDM) 2A and 2B AMD64 Architecture Programmer's Manual Vol. 1-5

## Basics of the x86-64 ISA

- Instructions have 0 to 2 operands
- Operands can be registers, memory references or immediates
- Opcodes (binary representation of instructions) vary from 1 to 17 bytes
- There are two syntax forms: Intel (left) and AT&T (right)
- Addressing Mode: BASE + INDEX \* SCALE + DISPLACEMENT
- C: A[i] equivalent to \* (A+i) (a pointer has a type: A+i\*8)

<pre>movaps [rdi + rax*8+48], xmm3 add rax, 8 js 1b</pre>	movaps       %xmm4, 48(%rdi,%rax,8)         addq       \$8, %rax         js      B1.4
401b9f: 0f 29 5c c7 30 movaps 401ba4: 48 83 c0 08 add 401ba8: 78 a6 js	<pre>%xmm3,0x30(%rdi,%rax,8) \$0x8,%rax 401b50 <triad_asm+0x4b></triad_asm+0x4b></pre>





#### **Basics of the x86-64 ISA**

16 general Purpose Registers (64bit):
rax, rbx, rcx, rdx, rsi, rdi, rsp, rbp, r8-r15
alias with eight 32 bit register set:
eax, ebx, ecx, edx, esi, edi, esp, ebp

#### Floating Point SIMD Registers:

xmm0-xmm15 SSE (128bit) alias with 256-bit registers
ymm0-ymm15 AVX (256bit)

SIMD instructions are distinguished by:

AVX (VEX) prefix:	v
Operation:	mul, add, mov
Modifier:	nontemporal (nt), unaligned (u), aligned (a), high (h)
Width:	scalar (s), packed (p)
Data type:	single (s), double (d)



## Case Study: Simplest code for the summation of the elements of a vector (single precision)



#### Latency and bandwidth in modern computer environments





#### **Registers and caches: Data transfers in a memory hierarchy**

How does data travel from memory to the CPU and back?

Remember: Caches are organized in **cache lines** (e.g., 64 bytes) Only **complete cache lines** are transferred between memory hierarchy levels (except registers)

MISS: Load or store instruction does
not find data in a cache level
→ CL transfer required

Example: Array copy A(:)=C(:)





#### **Recap: Data transfers in a memory hierarchy**

- How does data travel from memory to the CPU and back?
- Example: Array copy A(:) = C(:)





#### **Consequences for data structure layout**

- Promote temporal and spatial locality
- Enable packed (block wise) load/store of data
- Memory locality (placement)
- Avoid false cache line sharing
- Access data in long streams to enable efficient latency hiding

Above requirements may collide with object oriented programming paradigm: array of structures vs structure of arrays



## **Conclusions about core architectures**

- All efforts are targeted on increasing **instruction throughput**
- Every hardware optimization puts an **assumption** against the executed software
- One can distinguish transparent and **explicit** solutions
- Common technologies:
  - Instruction level parallelism (ILP)
  - Data parallel execution (SIMD), does not affect instruction throughput
  - Exploit temporal data access locality (Caches)
  - Hide data access latencies (Prefetching)
  - Avoid hazards




### PRELUDE: SCALABILITY 4 THE WIN!







Scalability Myth: Code scalability is the key issue

#### Lore 1

In a world of highly parallel computer architectures only highly scalable codes will survive

#### Lore 2

Single core performance no longer matters since we have so many of them and use scalable codes





### Scalability Myth: Code scalability is the key issue



### Scalability Myth: Code scalability is the key issue





### TOPOLOGY OF MULTI-CORE / MULTI-SOCKET SYSTEMS



- Chip Topology
- Node Topology
- Memory Organisation





### **Timeline of technology developments**





ГГ⊒Е

### **Building blocks for multi-core compute nodes**

- **Core**: Unit reading and executing instruction stream
- Chip: One integrated circuit die
- Socket/Package: May consist of multiple chips

- Memory Hierarchy:
  - Private caches
  - Shared caches
  - ccNUMA: Replicated memory interfaces





## **Chip Topologies**

- Separation into core and uncore
- Memory hierarchy holding together the chip design
- L1 (L2) private caches
- L3 cache shared (LLC)
- Serialized LLC → not scalable
- Segmented ring bus, distributed
   LLC → scalable design





SandyBridge-EP, 8C, 32nm 435mm<sup>2</sup>



### From UMA to ccNUMA Memory architectures

Yesterday (2006): Dual-socket Intel "Core2" node:



•Uniform Memory Architecture (UMA)

•Flat memory ; symmetric MPs

#### Today: Dual-socket Intel (Westmere,...) node:



 Cache-coherent Non-Uniform Memory Architecture (ccNUMA)

•HT / QPI provide scalable bandwidth at the price of ccNUMA architectures: *Where does my data finally end up?* 



### **ccNUMA**

4 chips, two sockets, 8 threads per ccNUMA domain

ccNUMA map: Bandwidth penalties for remote access

- Run 8 threads per ccNUMA domain (1 chip)
- Place memory in different domain  $\rightarrow$  4x4 combinations



### ccNUMA default memory locality

#### "Golden Rule" of ccNUMA:

A memory page gets mapped into the local memory of the processor that first touches it!

Except if there is not enough local memory available

```
Caveat: "touch" means "write", not "allocate"

Example:

double *huge = (double*)malloc(N*sizeof(double));

for(i=0; i<N; i++) // or i+=PACE CIZE

huge[i] = 0.0;

Memory not

mapped here yet
```

It is sufficient to touch a single item to map the entire page



#### The curse and blessing of interleaved placement: OpenMP STREAM on a Cray XE6 Interlagos node

Parallel init: Correct parallel initialization LDO: Force data into LDO via numactl -m 0 Interleaved: numactl --interleave <LD range>





# The curse and blessing of interleaved placement: same on 4-socket (48 core) Magny Cours node







### The driving forces behind performance





	Intel IvyBridge-EP	IBM Power7
Number of cores n <sub>core</sub>	12	8
FP instructions per cycle F	2	2 (DP) / 1 (SP)
FP ops per instructions S	4 (DP) / 8 (SP)	2 (DP) / 4 (SP) - FMA
Clock speed [GHz] v	2.7	3.7
Performance [GF/s] P	259 (DP) / 518 (SP)	236 (DP/SP)
TOP500 rank 1 (1996)		

#### But: P=5.4 GF/s or 14.8 GF/s(dp) for serial, non-SIMD code





### Parallel programming models on modern compute nodes

- Shared-memory (intra-node)
  - Good old MPI (current standard: 3.0)
  - OpenMP (current standard: 4.0)
  - POSIX threads
  - Intel Threading Building Blocks (TBB)
  - Cilk+, OpenCL, StarSs,... you name it
- "Accelerated"
  - OpenMP 4.0
  - CUDA
  - OpenCL
  - OpenACC
- Distributed-memory (inter-node)
  - MPI (current standard: 3.0)
  - PVM (gone)
- Hybrid
  - Pure MPI + X, X == <you name it>

All models require awareness of *topology* and *affinity* issues for getting best performance out of the machine!



#### Parallel programming models: Pure MPI

- Machine structure is invisible to user:
  - → Very simple programming model
  - → MPI "knows what to do"!?
- Performance issues
  - Intranode vs. internode MPI
  - Node/system topology







### **Parallel programming models:** *Pure threading on the node*

- Machine structure is invisible to user
   → Very simple programming model
   Threading SW (OpenMP, pthreads,
  - TBB,...) should know about the details
- Performance issues
  - Synchronization overhead
  - Memory access
  - Node topology





#### Parallel programming models: Lots of choices

*Hybrid MPI+OpenMP on a multicore multisocket cluster* 

One MPI process / node

One MPI process / socket: OpenMP threads on same socket: "blockwise"

OpenMP threads pinned "round robin" across cores in node





Two MPI processes / socket OpenMP threads on same socket







### **Conclusions about Node Topologies**

Modern computer architecture has a rich "topology"

#### Node-level hardware parallelism takes many forms

- Sockets/devices CPU: 1-8, GPGPU: 1-6
- Cores moderate (CPU: 4-16) to massive (GPGPU: 1000's)
- SIMD moderate (CPU: 2-8) to massive (GPGPU: 10's-100's)

#### Exploiting performance: **parallelism + bottleneck awareness**

"High Performance Computing" == computing at a bottleneck

#### Performance of programs is sensitive to architecture

- Topology/affinity influences overheads of popular programming models
- Standards do not contain (many) topology-aware features
  - > Things are starting to improve slowly (MPI 3.0, OpenMP 4.0)
- Apart from overheads, performance features are largely independent of the programming model





### INTERLUDE: A GLANCE AT CURRENT ACCELERATOR TECHNOLOGY







### **NVIDIA Kepler GK110 Block Diagram**

#### Architecture

- 7.1B Transistors
- 15 "SMX" units
  - 192 (SP) "cores" each
- > 1 TFLOP DP peak
- 1.5 MB L2 Cache
- 384-bit GDDR5
- PCI Express Gen3
- 3:1 SP:DP performance

IL55

		LD/ST	SFU	Core	Core	Core	DP Un	it C	ore	Core	Core	DP Un	it
	PCI Express 3.0 Host Interface												
	GigaThread Engine												
Memory Controller													Memory Controller
Memory Controller						L2 Cache							Memory Controller
Memory Controller	SMX		SMX			SMX							Memory Controller

© NVIDIA Corp. Used with permission.



# Intel Xeon Phi block diagram

#### Architecture

- 3B Transistors
- 60+ cores
- 512 bit SIMD
- ≈ 1 TFLOP DP peak
- 0.5 MB L2/core
- GDDR5

 2:1 SP:DP performance







#### **Comparing accelerators** Intel Xeon Phi

- 60+ IA32 cores each with 512 Bit SIMD
   FMA unit → 480/960 SIMD DP/SP tracks
- Clock Speed: ~1000 MHz
- Transistor count: ~3 B (22nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1 TF/s
- Memory BW: ~250 GB/s (GDDR5)
- Threads to execute: 60-240+
- Programming:
   Fortran/C/C++ +OpenMP + SIMD



15 SMX units each with
 192 "cores" →
 960/2880 DP/SP "cores"



- Clock Speed: ~700 MHz
- Transistor count: 7.1 B (28nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1.3 TF/s
- Memory BW: ~ 250 GB/s (GDDR5)
- Threads to execute: 10,000+
- Programming: CUDA, OpenCL, (OpenACC)
- TOP7: "Stampede" at Texas Center for Advanced Computing
   TOP500 rankings Nov 2012
   TOP1: "Titan" at Oak Ridge National Laboratory



#### **Trading single thread performance for parallelism:** *GPGPUs vs. CPUs*

#### GPU vs. CPU light speed estimate:

- 1. Compute bound: 2-10x
- 2. Memory Bandwidth: 1-5x







	Intel Core i5 – 2500 ("Sandy Bridge")	Intel Xeon E5-2680 DP node ("Sandy Bridge")	NVIDIA K20x ("Kepler")		
Cores@Clock	4 @ 3.3 GHz	2 x 8 @ 2.7 GHz	2880 @ 0.7 GHz		
Performance <sup>+</sup> /core	52.8 GFlop/s	43.2 GFlop/s	1.4 GFlop/s		
Threads@STREAM	<4	<16	>8000?		
Total performance+	210 GFlop/s	691 GFlop/s	4,000 GFlop/s		
Stream BW	18 GB/s	2 x 40 GB/s	168 GB/s (ECC=1)		
Transistors / TDP	1 Billion* / 95 W	2 x (2.27 Billion/130W)	7.1 Billion/250W		

+ Single Precision

\* Includes on-chip GPU and PCI-Express

Complete compute device



### MULTICORE PERFORMANCE AND TOOLS PROBING NODE TOPOLOGY



- Standard tools
- likwid-topology





### How do we figure out the node topology?

- Topology =
  - Where in the machine does core #n reside? And do I have to remember this awkward numbering anyway?
  - Which cores share which cache levels?
  - Which hardware threads ("logical cores") share a physical core?
- Linux
  - cat /proc/cpuinfo is of limited use
  - Core numbers may change across kernels and BIOSes even on identical hardware
  - numactl --hardware prints ccNUMA node information
  - hwloc is another option

\$ numactl --hardware available: 4 nodes (0-3) node 0 cpus: 0 1 2 3 4 5 node 0 size: 8189 MB node 0 free: 3824 MB node 1 cpus: 6 7 8 9 10 11 node 1 size: 8192 MB node 1 free: 28 MB node 2 cpus: 18 19 20 21 22 23 node 2 size: 8192 MB node 2 free: 8036 MB node 3 cpus: 12 13 14 15 16 17 node 3 size: 8192 MB node 3 free: 7840 MB



### How do we figure out the node topology?

#### LIKWID tool suite:

Like I Knew What I'm Doing

Open source tool collection (developed at RRZE): http://code.google.com/p/likwid



J. Treibig, G. Hager, G. Wellein: LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. PSTI2010, Sep 13-16, 2010, San Diego, CA -http://arxiv.org/abs/1004.4431



### Likwid Tool Suite

- Command line tools for Linux:
  - easy to install
  - works with standard linux kernel
  - simple and clear to use
  - supports Intel and AMD CPUs



- Current tools:
  - Iikwid-topology: Print thread and cache topology
  - likwid-pin: Pin threaded application without touching code
  - Iikwid-perfctr: Measure performance counters
  - likwid-powermeter: Query turbo mode steps. Measure ETS.
  - likwid-bench: Low-level bandwidth benchmark generator tool

#### Output of likwid-topology -g

#### on one node of Cray XE6 "Hermit"

CPU type:	AMD Inte	rlagos processor																			
Hardware Thre	ead Topology	*****	*****	***																	
Sockets:		2																			
Cores per soo	cket:	16																			
Threads per o	core:	1																			
HWThread	Thread	Core	Socket																		
0	0	0	0																		
1	0	1	0																		
2	0	2	0																		
3	0	3	0																		
[]																					
16	0	0	1																		
17	0	1	1																		
18	0	2	1																		
19	0	3	1																		
[]																					
Socket 0: ( (	$\begin{array}{c} \\ 0 & 1 & 2 & 3 & 4 & 5 \\ 16 & 17 & 18 & 19 \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	3 14 15 ) 26 27 28 29 30																		
Socket 1: ( 1	16 17 18 19	20 21 22 23 24 25	26 27 28 29 30	31 )																	
*****	*****	****	****	***																	
Cache Topolog	ах																				
******	*****	*****	*****	***																	
Level: 1																					
Size: 16 kH	В																				
Cache groups:	: (0)(	1)(2)(3)(	4) (5) (6)	(7)	(	(8)(	(8)(9)	(8)(9)(10	(8)(9)(10)	(8)(9)(10)(11	(8)(9)(10)(11)(	(8)(9)(10)(11)(12	(8)(9)(10)(11)(12)	(8)(9)(10)(11)(12)	(8)(9)(10)(11)(12)	(8)(9)(10)(11)(12)(	(8)(9)(10)(11)(12)(	(8)(9)(10)(11)(12)(	(8)(9)(10)(11)(12)(	(8)(9)(10)(11)(12)(3	(8)(9)(10)(11)(12)(1
) (14) (15	5) (16) (	17 ) ( 18 ) ( 19	) (20) (21)	(22)	) (	(23)	(23)(24	(23)(24)(	(23)(24)(25	) (23) (24) (25) (	(23)(24)(25)(26)	(23)(24)(25)(26)(	(23)(24)(25)(26)(2	(23)(24)(25)(26)(27	(23) (24) (25) (26) (27	(23)(24)(25)(26)(27	(23)(24)(25)(26)(27)	(23) (24) (25) (26) (27)	(23) (24) (25) (26) (27)	(23) (24) (25) (26) (27)	(23) (24) (25) (26) (27)
28) (29)	( 30 ) ( 31	)																			



LL5E

### **Output of likwid-topology continued**

Level: 2 Size: 2 MB Cache groups: (01)(23)(45)(67)(89)(1011)(1213)(1415)(1617)(18 19) (2021) (2223) (2425) (2627) (2829) (3031) \_\_\_\_\_ Level: 3 Size: 6 MB Cache groups: (01234567) (89101112131415) (1617181920212223) (242526 27 28 29 30 31 ) \_\_\_\_\_ NUMA Topology NUMA domains: 4 \_\_\_\_\_ Domain 0: Processors: 0 1 2 3 4 5 6 7 Memory: 7837.25 MB free of total 8191.62 MB \_\_\_\_\_ Domain 1: Processors: 8 9 10 11 12 13 14 15 Memory: 7860.02 MB free of total 8192 MB \_\_\_\_\_ Domain 2: Processors: 16 17 18 19 20 21 22 23 Memory: 7847.39 MB free of total 8192 MB \_\_\_\_\_ Domain 3: Processors: 24 25 26 27 28 29 30 31 Memory: 7785.02 MB free of total 8192 MB \_\_\_\_\_





### **Output of likwid-topology continued**

*****	******	*****	*****							
raphical:										
*****	******	****	*****							
ocket 0:										
					+					
++ ++	++ +	+ ++ +	+ ++ +	++ ++ ++ ++ ++ ++ ++ ++	+					
++ ++	++ +	+ ++ +	+ ++ +	++ ++ ++ ++ ++ ++ ++	+					
++ ++	++ +	+ ++ +	+ ++ +	++ ++ ++ ++ ++ ++ ++ ++	+					
16kB     16kB	16kB     16kB	16kB     16kB	16kB     16kB	16kB     16kB     16kB     16kB     16kB     16kB     16kB     16kB     16kB	11					
++ ++	++ +	+ ++ +	+ ++ +	++ ++ ++ ++ ++ ++ ++	+					
++	+	+ +	+ +	++ ++ ++ ++ +	+					
2MB	2MB	2MB	2MB	2MB    2MB    2MB    2MB						
++	+	+ +	+ +	++ ++ ++ ++ ++ ++ +	+					
+				+	+ !					
		6MB		6MB						
+				+	+					
					+					
ocket 1:										
					+					
++ ++	++ +	+ ++ +	+ ++ +	++ ++ ++ ++ ++ ++ ++ ++ ++	<u>†</u> !					
1 10 1 1/ 1	1 18 1 19				11					
++ ++	++ +	+ ++ +	+ ++ +	** ** ** ** ** ** **	<u>†</u> !					
++ ++	++ +	+ ++ +	+ ++ +	++ ++ ++ ++ ++ ++ ++ ++ ++ ++ ++	<u>†</u> !					
I TOKR     TOKR	I TOKR I I TOKR	10KB     16KB	I I TOKR I I TOKB	I TOKE I I TOKE   10KB   10KB	11					
++ ++	++ +	+ ++ +	+ ++ + 	** ** ** ** ** ** ** **	<u>†</u> !					
++	+	+ +	+ +		<u>†</u> !					
	I ZWB	2MB								
++	+	+ +	+ +	** ** ** **	<u>†</u> !					
+		() (D		+	<u>†</u> !					
1		OMB		I OMB	1.1					
	<pre>x************************************</pre>	<pre>cket 0: </pre>	raphical:         ocket 0:         1 0   1 1   2   3   4   5        ++++-++++++++++++++++++++++++++	raphical:         socket 0:	Araphical: 					



### ENFORCING THREAD/PROCESS-CORE AFFINITY UNDER THE LINUX OS



 Standard tools and OS affinity facilities under program control

likwid-pin





### Example: STREAM benchmark on 16-core Sandy Bridge:

#### Anarchy vs. thread pinning



# threads

#### More thread/Process-core affinity ("pinning") options

- Highly OS-dependent system calls
  - But available on all systems

Linux: sched\_setaffinity() Windows: SetThreadAffinityMask()

- OpenMPI: hwloc library
- Support for "semi-automatic" pinning in some compilers/environments
  - All modern compilers with OpenMP support
  - Generic Linux: taskset, numactl, likwid-pin (see below)
  - OpenMP 4.0
  - Affinity awareness in MPI libraries:
    - > OpenMPI
    - > Intel MPI
    - > ...



#### Likwid-pin Overview

- Pins processes and threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
- Based on combination of wrapper tool together with overloaded pthread library

   → binary must be dynamically linked!
- Can also be used as a superior replacement for taskset
- Supports logical core numbering within a node and within an existing CPU set
  - Useful for running inside CPU sets defined by someone else, e.g., the MPI start mechanism or a batch system
- Usage examples:
  - likwid-pin -c 0,2,4-6 ./myApp parameters
  - Iikwid-pin -c S0:0-3 ./myApp parameters





#### 73

#### \$ likwid-pin -c 0,1,4,5 ./stream [likwid-pin] Main PID -> core 0 - OK -Main PID always pinned Double precision appears to have 16 digits of accuracy Assuming 8 bytes per DOUBLE PRECISION word [... some STREAM output omitted ...] The \*best\* time for each test is used \*EXCLUDING\* the first and last iterations [pthread wrapper] PIN MASK: 0->1 1->4 2->5 Skip shepherd [pthread wrapper] SKIP MASK: 0x1 -[pthread wrapper 0] Notice: Using libpthread.so.0 thread threadid 1073809728 -> SKTP [pthread wrapper 1] Notice: Using libpthread.so.0 threadid $1078008128 \rightarrow core 1 - OK$ [pthread wrapper 2] Notice: Using libpthread.so.0 threadid $1082206528 \rightarrow core 4 - OK$ Pin all spawned [pthread wrapper 3] Notice: Using libpthread.so.0 threads in turn threadid 1086404928 -> core 5 - OK [... rest of STREAM output omitted ...]

#### Likwid-pin Example: Intel OpenMP

Running the STREAM benchmark with likwid-pin:


### Likwid-pin Using logical core numbering

- Core numbering may vary from system to system even with identical hardware
  - Likwid-topology delivers this information, which can then be fed into likwid-pin
- Alternatively, likwid-pin can abstract this variation and provide a purely logical numbering (physical cores first)



Across all cores in the node:
 likwid-pin -c N:0-7 ./a.out

CH-ALEXANDER

Across the cores in each socket and across sockets in each node:

likwid-pin -c S0:0-3@S1:0-3 ./a.out





ſſ⊇Ξ

### **Advanced options for pinning: Expressions**

 Expressions are more powerful in situations where the pin mask would be very long or clumsy

```
Compact pinning:
likwid-pin -c E:<thread domain>:<number of threads>\
[:<chunk size>:<stride>] ...
```

Scattered pinning across all domains of the designated type : likwid-pin -c <domaintype>:scatter

### Examples:

likwid-pin -c E:N:8 ... # equivalent to N:0-7 likwid-pin -c E:N:120:2:4 ... # Phi: 120 threads,2 per core

Scatter across all NUMA domains:

likwid-pin -c M:scatter

### Intel KMP AFFINITY environment variable

MMP AFFINITY=[<modifier>,...]<type>[,<permute>][,<offset>]

<pre>modifier   granularity=<specifie and="" core="" f="" following="" norespect="" noverbose="" proclist="{&lt;proc-list" specifiers:="">}</specifie></pre>	er> takes the fine, thread,	<pre> • type (required) • compact • disabled • explicit (GOMP_CPU_AFFINITY) • none • scatter</pre>				
respect		OS processor IDs				
<ul> <li>verbose</li> <li>Default:</li> </ul>	Respec affinity ma	ct an OS ask in place				

noverbose,respect,granularity=core

**KMP AFFINITY=verbose**, **none** to list machine topology map 

### Intel KMP\_AFFINITY examples

KMP\_AFFINITY=granularity=fine,compact



# Package means chip/socket

KMP\_AFFINITY=granularity=fine,scatter



### GNU GOMP AFFINITY

■ GOMP\_AFFINITY=3,0-2 used with 6 threads



Always operates with OS processor IDs

LL55

FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

F4

## PROBING PERFORMANCE BEHAVIOR



likwid-perfctr





目

### likwid-perfctr

Basic approach to performance analysis

- 1. Runtime profile / Call graph (gprof)
- 2. Instrument those parts which consume a significant part of runtime
- 3. Find performance signatures

Possible signatures:

- Bandwidth saturation
- Instruction throughput limitation (real or language-induced)
- Latency impact (irregular data access, high branch ratio)
- Load imbalance
- ccNUMA issues (data access across ccNUMA domains)
- Pathologic cases (false cacheline sharing, expensive operations)



## **Probing performance behavior**

- How do we find out about the performance properties and requirements of a parallel code?
  - Profiling via advanced tools is often overkill
- A coarse overview is often sufficient
  - likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
  - Simple end-to-end measurement of hardware performance metrics
  - "Marker" API for starting/stopping counters
  - Multiple measurement region support
  - Preconfigured and extensible metric groups, list with likwid-perfctr -a

BRANCH: Branch prediction miss rate/ratio CACHE: Data cache miss rate/ratio CLOCK: Clock of cores DATA: Load to store ratio FLOPS\_DP: Double Precision MFlops/s FLOPS\_SP: Single Precision MFlops/s FLOPS\_X87: X87 MFlops/s L2: L2 cache bandwidth in MBytes/s L2CACHE: L2 cache miss rate/ratio L3: L3 cache bandwidth in MBytes/s L3CACHE: L3 cache miss rate/ratio MEM: Main memory bandwidth in MBytes/s TLB: TLB miss rate/ratio



### likwid-perfctr

### Example usage with preconfigured metric group





## likwid-perfctr

Marker API

- A marker API is available to restrict measurements to code regions
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr
- Multiple named regions support, accumulation over multiple calls
- Inclusive and overlapping regions allowed

```
#include <likwid.h>
                                   // must be called from serial region
LIKWID MARKER INIT;
#pragma omp parallel
                                  // only reqd. if measuring multiple threads
  LIKWID MARKER THREADINIT;
}
LIKWID MARKER START ("Compute");
LIKWID MARKER STOP("Compute");
                                                              Activate macros with
                                                              -DLIKWID PERFMON
LIKWID MARKER START ("Postprocess");
LIKWID MARKER STOP("Postprocess");
                                   // must be called from serial region
LIKWID MARKER CLOSE;
```

## PATTERN-DRIVEN PERFORMANCE ENGINEERING PROCESS



Basics of Benchmarking Performance Patterns Signatures





## **Basics of Optimization**

- 1. Define relevant test cases
- 2. Establish a sensible performance metric
- 3. Acquire a runtime profile (sequential)
- 4. Identify hot kernels (Hopefully there are any!)
- 5. Carry out optimization process for each kernel

### Motivation:

- Understand observed performance
- Learn about code characteristics and machine capabilities
- Deliberately decide on optimizations





Iteratively

## **Best Practices Benchmarking**

### Preparation

- Reliable timing (Minimum time which can be measured?)
- Document code generation (Flags, Compiler Version)
- Get exclusive System
- System state (Clock, Turbo mode, Memory, Caches)
- Consider to automate runs with a skript (Shell, python, perl)

### Doing

- Affinity control
- Check: Is the result reasonable?
- Is result deterministic and reproducible.
- Statistics: Mean, Best ??
- Basic variants: Thread count, affinity, working set size (Baseline!)



### **Best Practices Benchmarking cont.**

### Postprocessing

- Documentation
- Try to understand and explain the result
- Plan variations to gain more information
- Many things can be better understood if you plot them (gnuplot, xmgrace)





## **Thinking in Bottlenecks**

- A bottleneck is a performance limiting setting
- Microarchitectures expose numerous bottlenecks

### **Observation 1:**

Most applications face a single bottleneck at a time!

### **Observation 2:**

There is a limited number of relevant bottlenecks!





### **Process vs. Tool**

Reduce complexity!

We propose a human driven process to enable a systematic way to success!

- Executed by humans.
- Uses tools by means of data acquisition only.

Uses one of the most powerful tools available: Your brain !

You are a investigator making sense of what's going on.







## **Performance Engineering Process: Analysis**



### Step 1 Analysis: Understanding observed performance





#### 93

**Performance analysis phase** 

Understand observed performance: Where am I?

Input:

- Static code analysis
- HPM data
- Scaling data set size
- Scaling number of used cores
- Microbenchmarking

**Performance patterns** are typical performance limiting motives. The set of input data indicating a pattern is its **signature**.





## **Performance Engineering Process: Modelling**



Step 2 Formulate Model: Validate pattern and get quantitative insight.





## **Performance Engineering Process: Optimization**



Step 3 Optimization: Improve utilization of offered resources.





### **Performance pattern classification**

- 1. Maximum resource utilization
- 2. Hazards
- 3. Work related (Application or Processor)

The system offers two basic resources:

- Execution of instructions (primary)
- Transferring data (secondary)





## Patterns (I): Botttlenecks & hazards

Pattern		Performance behavior	Metric signature, LIKWID performance group(s)			
Bandwidth s	aturation	Saturating speedup across cores sharing a data path	Bandwidth meets BW of suitable streaming benchmark (MEM, L3)			
ALU saturat	ion	Throughput at design limit(s)	Good (low) CPI, integral ratio of cycles to specific instruction count(s) (FLOPS_*, DATA, CPI)			
Inefficient data accessExcess data volumeSimple band model muchLatency-bound accessSimple band model much		Simple bandwidth parformance	Low BW utilization / Low cache hit			
		model much too optimistic	replacements (CACHE, DATA, MEM)			
Micro-archite anomalies	ectural	Large discrepancy from simple performance model based on LD/ST and arithmetic throughput	Relevant events are very hardware-specific, e.g., memory aliasing stalls, conflict misses, unaligned LD/ST, requeue events			





## Patterns (II): Hazards

Pattern	Performance behavior	Metric signature, LIKWID performance group(s)				
False sharing of cache lines	Large discrepancy from performance model in parallel case, bad scalability	Frequent (remote) CL evicts (CACHE)				
Bad ccNUMA page placement	Bad or no scaling across NUMA domains, performance improves with interleaved page placement	Unbalanced bandwidth on memory interfaces / High remote traffic (MEM)				
Pipelining issues	In-core throughput far from design limit, performance insensitive to data set size	(Large) integral ratio of cycles to specific instruction count(s), bad (high) CPI (FLOPS_*, DATA, CPI)				
Control flow issues	See above	High branch rate and branch miss ratio (BRANCH)				



TT2E



# Patterns (III): Work-related

Pattern		Performance behavior	Metric signature, LIKWID performance group(s)			
Load imbalance / serial fraction		Saturating/sub-linear speedup	Different amount of "work" on the cores (FLOPS_*); note that instruction count is not reliable!			
Synchronization overhead		Speedup going down as more cores are added / No speedup with small problem sizes / Cores busy but low FP performance	Large non-FP instruction count (growing with number of cores used) / Low CPI (FLOPS_*, CPI)			
Instruction overhead		Low application performance, good scaling across cores, performance insensitive to problem size	Low CPI near theoretical limit / Large non-FP instruction count (constant vs. number of cores) (FLOPS_*, DATA, CPI)			
Code Expensive		Similar to instruction overhead	Many cycles per instruction (CPI) if the problem is large-latency arithmetic			
composition	Ineffective instructions	Similar to instruction overhead	Scalar instructions dominating in data-parallel loops (FLOPS_*, CPI)			





## **Example rabbitCT**



**ECM Model analysis** using IACA

**ALU** saturation, **Pipelining issues**, **Code composition** patterns

**Replace divide with** pipelined reciprocal

**Apply SIMD vectorization** 

**Use SMT capabilities** 

#### **Result of effort:**

5-6 x improvement against initial parallel C code implementation

>50% of peak performance (SSE)

**ALU** saturation pattern





### **Optimization without knowledge about bottleneck**



FF2E

### Where to start

Look at the code and understand what it is doing!

Scaling runs:

- Scale #cores inside ccNUMA domain
- Scale across ccNUMA domains
- Scale working set size (if possible)

### HPM measurements:

- Memory Bandwidth
- Instruction decomposition: Arithmetic, data, branch, other
- SIMD vectorized fraction
- Data volumes inside memory hierarchy
- CPI



## Most frequent patterns (seen with scientific computing glasses)

Data transfer related:

- Memory bandwidth saturation
- Bad ccNUMA page placement

Parallelization

- Load imbalance
- Serial fraction

Code composition:

- Instruction overhead
- Ineffective instructions
- Expensive instructions

Overhead:

Synchronization overhead

Excess work:

- Data volume reduction over slow data paths
- Reduction of algorithmic work

### **Pattern: Bandwidth Saturation**

- 1. Perform scaling run inside ccNUMA domain
- 2. Measure memory bandwidth with HPM
- 3. Compare to micro benchmark with similar data access pattern



Measured bandwidth spmv: 45964 MB/s Synthetic load benchmark: 47022 MB/s

Always check



### **Consequences from the saturation pattern**

Clearly distinguish between "saturating" and "scalable" performance on the chip level





### **Consequences from the saturation pattern**

There is no clear bottleneck for single-core execution Code profile for single thread  $\neq$  code profile for multiple threads





### **Pattern: Load inbalance**

- 1. Check HPM instruction count distribution across cores
- Instructions retired / CPI may not be a good indication of useful workload – at least for numerical / FP intensive codes....
- Floating Point Operations Executed is often a better indicator

1						L	
Event	core 0	core 1	core 2	core 3	core 4	core 5	
INSTR_RETIRED_ANY CPU_CLK_UNHALTED_CORE CPU_CLK_UNHALTED_REF FP_COMP_OPS_EXE_SSE_FP_PACKED FP_COMP_OPS_EXE_SSE_FP_SCALAR FP_COMP_OPS_EXE_SSE_SINGLE_PRECISI FP_COMP_OPS_EXE_SSE_DOUBLE_PRECISI	2.10045e+10 1.82569e+10 1.66053e+10 2.77016e+08 1.70802e+08 0N 19 0N 4.47818e+08	1.90983e+10 1.81203e+10 1.6473e+10 7.83476e+08 2.64065e+08 0 1.04754e+09	1.729e+10   1.81802e+10   1.65274e+10   1.39355e+09   2.23153e+08   0   1.61671e+09	1.60898e+10 1.82084e+10 1.65531e+10 1.94365e+09 2.60835e+08 0 2.20448e+09	1.67958e+10 1.82334e+10 1.65758e+10 2.38059e+09 2.30434e+08 0 2.61102e+09	1.84689e+10 1.82484e+10 1.65894e+10 2.85981e+09 2.07293e+08 0 3.0671e+09	
	+ Metric	core 0	core 1   c	core 2   core	3   core 4	core 5	-
SOMP PARALLEL DO O I = 1, N DO J = 1, I	Runtime [s] Clock [MHz] CPI DP MFlops/s	6.84594 2932.07 0.869191 109.192	6.79471   6 2933.51   2 0.948789   1 275.833   4	5.81716   6.82 2933.51   2933 1.05148   1.13 453.48   624.	773   6.83711 51   2933.51 167   1.08559 893   751.96	6.84274   2933.51   0.988061   892.857	
$\mathbf{x}(\mathbf{I}) = \mathbf{x}(\mathbf{I}) + \mathbf{A}(\mathbf{I})$	J.I) * v(	J)					

ENDDO

ENDDO

D

**!\$OMP END PARALLEL DO** 

### **Example for a load balanced code**

#### env OMP\_NUM\_THREADS=6 likwid-perfctr -C S0:0-5 -g FLOPS\_DP ./a.out

L												
Event	core 0	c	ore 1	C	ore 2	core 3		cor	re 4		core 5	Ì
INSTR_RETIRED_ANY CPU_CLK_UNHALTED_CORE CPU_CLK_UNHALTED_REF FP_COMP_OPS_EXE_SSE_FP_PACKED FP_COMP_OPS_EXE_SSE_FP_SCALAR FP_COMP_OPS_EXE_SSE_SINGLE_PRECISION FP_COMP_OPS_EXE_SSE_DOUBLE_PRECISION	1.83124e+10 2.24797e+10 2.04416e+10 3.45348e+09 2.93108e+07 19 3.48279e+09	1.7 2.2 2.0 3.4 3.0 3.4	74784e+10 23789e+10 3445e+10 3035e+09 06063e+07 0 6096e+09	1.68 2.2 2.0 3.3 2.9 3.4	8453e+10 3802e+10 3456e+10 7573e+09 704e+07 0 9543e+09	1.66794e+ 2.23808e+ 2.03462e+ 3.39272e+ 2.96507e+ 0 3.42237e+	-10 -10 -10 -09 -07 -09	1.766 2.237 2.034 3.261 2.411 3.285	85e+10   99e+10   53e+10   32e+09   41e+07   0	1. 2. 2. 3. 2.	91736e+10 23805e+10 03459e+10 2377e+09 37397e+07 0 26144e+09	
Higher CPI but better performance	+ Metric   Runtime [s]   Clock [MHz   CPI   DP MFlops/	]	core 0 8.42938 2932.73 1.2275 850.72	+   + 8   3   7   7	core 1 8.39157 2933.5 1.28037 845.212	core 2   8.39206   2933.51   1.32857   831.703	co   8.   29   1.	re 3   3923   33.51 34182   5.865	core 4 8.39193 2933.53 1.26660 802.952	- + - 3   1   5   2	core 5   8.39218   2933.51   1.16726   797.113	+
$\begin{array}{l} \$ \text{$$ $$ OMP PARALLEL DO$} \\ DO I = 1, N \\ DO J = 1, N \\ \end{matrix}$	Packed MUOP Scalar MUOP SP MUOPS/ DP MUOPS/ T T +	5/s 5/s 5	423.560 3.59494 2.33033e 427.16	5   4   -06   1   +	420.729 3.75383 0 424.483	414.03   3.64317   0   417.673	410	6.114 63663 0 9.751	399.997 2.95757 0 402.955	7   7   5	397.101   2.91165   0   400.013	
$X(\bot) - X(\bot) - H($	U, T) ~ )	γιυ	· /									

ENDDO

**ENDDO** 

**!\$OMP END PARALLEL DO** 

EDRICH-ALEXANDER IVERSITÄT LANGEN-NÜRNBERG 

### Pattern: Bad ccNUMA page placement

- 1. Benchmark scaling across ccNUMA domains
- 2. Is performance sensitive to interleaved page placement
- 3. Measure inter-socket traffic with HPM





## **Pattern: Instruction Overhead**

- 1. Perform a HPM instruction decomposition analysis
- 2. Measure resource utilization
- 3. Static code analysis

Instruction decomposition	Inlining failed	Inefficient data structures
Arithmetic FP	12%	21%
Load/Store	30%	50%
Branch	24%	10%
Other	34%	19%

C++ codes which suffer from overhead (inlining problems, complex abstractions) need a lot more overall instructions related to the arithmetic instructions

- Often (but not always) "good" (i.e., low) CPI
- Low-ish bandwidth
- Low # of floating-point instructions vs. other instructions




# **Pattern: Inefficient Instructions**

- 1. HPM measurement: Relation packed vs. scalar instructions
- 2. Static assembly code analysis: Search for scalar loads

<b>.</b>	Small fraction										
 	of packed instructions		core 0	core 1		core 2		core 3	1	No AV)	<b>(</b>
INSTR	RETIRED_ANY	2.	19415e+11	1.7674e+11		1.76255e+11	1	1.75728e+11	:	1.75578e-11	r I
CPU_CLK	_UNHALTED_CORE	1.	4396e+11	1.28759e+11	Ι	1.28846e+11	I	1.28898e+11	1:	1.28905e+11	I
CPU_CL	K_UNHALTED_REF	1.	20204e+11	1.0895e+11	Ι	1.09024e+11	I	1.09067e+11	1:	1.09074∍+11	I
FP_COMP_OPS_EX	E_SSE_FP_PACKED_DOUBL	E 1.	1169e+09	1.09639e+09	I	1.09739e+09	I	1.10112e+09	1:	1.10033e+09	
FP_COMP_OPS_EX	E_SSE_FP_SCALAR_DOUBL	Е З.	62746e+10	3.45789e+10	Ι	3.45446e+10	Ι	3.44553e+10	1:	3.44829e+10	I
SIMD_FP_2	56_PACKED_DOUBLE		0	0	Ι	0	Ι	0	T	0	+
	+			+		+		+		+	-

- There is usually no counter for packed vs scalar (SIMD) loads and stores.
- Also the compiler usually does not distinguish!

Only solution: Inspect code at assembly level.



# Pattern: Synchronization overhead

- 1. Performance is decreasing with growing core counts
- 2. Performance is sensitive to topology
- 3. Static code analysis: Estimate work vs. barrier cost.



#### Thread synchronization overhead on SandyBridge-EP

Barrier overhead in CPU cycles

2 Threads	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Shared L3	384	5242	4616
SMT threads	2509	3726	3399
Other socket	1375	5959	4909





Full domain	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Socket	1497	14546	14418
Node	3401	34667	29788
Node +SMT	6881	59038	58898





#### **Thread synchronization overhead on AMD Interlagos**

Barrier overhead in CPU cycles

2 Threads	Cray 8.03	GCC 4.6.2	PGI 11.8	Intel 12.1.3
Shared L2	258	3995	1503	128623
Shared L3	698	2853	1076	128611
Same socket	879	2785	1297	128695
Other socket	940	2740 / 4222	1284 / 1325	128718

Intel compiler barrier very expensive on Interlagos OpenMP &

	-		_	
S	Cray	compi	ler	$\bigcirc$

Full domain	Cray 8.03	GCC 4.6.2	PGI 11.8	Intel 12.1.3
Shared L3	2272	27916	5981	151939
Socket	3783	49947	7479	163561
Node	7663	167646	9526	178892





#### Thread synchronization overhead on Intel Xeon Phi

Barrier overhead in CPU cycles



That does not look bad for 240 threads!

Still the pain may be much larger, as more work can be done in one cycle on Phi compared to a full Sandy Bridge node

3.75 x cores (16 vs 60) on Phi
2 x more operations per cycle on Phi
2.7 x more barrier penalty (cycles) on Phi

7.5 x more work done on Xeon Phi per cycle

One barrier causes  $2.7 \times 7.5 = 20 \times \text{more pain} \odot$ .

# SpMV kernel: Data set size and thread count influence on limiting pattern

#### **Strongly memory-bound for large data sets**

Streaming, with partially indirect access:

- Usually many spMVMs required to solve a problem
- Following slides: Performance data on one 24-core AMD Magny Cours node



#### **Application: Sparse matrix-vector multiply**

Strong scaling on one XE6 Magny-Cours node





#### **Application: Sparse matrix-vector multiply**

Strong scaling on one XE6 Magny-Cours node





#### **Application: Sparse matrix-vector multiply**

Strong scaling on one Magny-Cours node





"SIMPLE" PERFORMANCE MODELING: THE ROOFLINE MODEL



Loop-based performance modeling: Execution vs. data transfer





# **Preliminary: Estimating Instruction throughput**

How to perform a instruction throughput analysis on the example of Intel's port based scheduler model.





# **Preliminary: Estimating Instruction throughput**

Every new generation provides incremental improvements. The OOO microarchitecture is a blend between P6 (Pentium Pro) and P4 (Netburst) architectures.

Issue 8 uops



# Exercise: Estimate performance of triad on SandyBridge @3GHz

```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i]
}
```

How many cycles to process one 64byte cacheline?

64byte equivalent to 8 scalar iterations or 2 AVX vector iterations.

Cycle 1: load and ½ store and mult and add Cycle 2: load and ½ store Cycle 3: load Answer: 6 cycles



# Exercise: Estimate performance of triad on SandyBridge @3GHz

```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i]
}
```

Whats the performance in GFlops/s and bandwidth in MBytes/s?

One AVX iteration (3 cycles) performs 4x2=8 flops.

(3 GHZ / 3 cycles) \* 4 updates \* 2 flops/update = **8 GFlops/s** 4 GUPS/s \* 4 words/update \* 8byte/word = **128 GBytes/s** 





# The Roofline Model<sup>1,2</sup>

- **1.**  $P_{max}$  = Applicable peak performance of a loop, assuming that data comes from L1 cache (this is not necessarily  $P_{peak}$ )
- 2. I = Computational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
  - Code balance  $B_{\rm C} = I^{-1}$

Expected performance:

3.  $b_s = Applicable peak bandwidth$  of the slowest data path utilized

[F/B] [B/s] P = min(P<sub>max</sub>, I b<sub>s</sub>)

<sup>1</sup>W. Schönauer: <u>Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers</u>. (2000) <sup>2</sup>S. Williams: <u>Auto-tuning Performance on Multicore Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)

#### "Simple" Roofline: The vector triad

Example: Vector triad A(:)=B(:)+C(:)\*D(:) on a 2.7 GHz 8-core Sandy Bridge chip (AVX vectorized)

- *b*<sub>S</sub> = 40 GB/s
- $B_c = (4+1)$  Words / 2 Flops = 2.5 W/F (including write allocate)  $\rightarrow I = 0.4$  F/W = 0.05 F/B  $\rightarrow I \cdot b_s = 2.0$  GF/s (1.2 % of peak performance)
- P<sub>peak</sub> = 173 GFlop/s (8 FP units x (4+4) Flops/cy x 2.7 GHz)
- *P*<sub>max</sub>? → Observe LD/ST throughput maximum of 1 AVX Load and ½ AVX store per cycle → 3 cy / 8 Flops

→ *P*<sub>max</sub> = **57.6 GFlop/s** (33% peak)

 $P = min(P_{max}, I b_s) = min(57.6, 2.0)GFlop/s = 2.0 GFlop/s$ 



미고크

### A not so simple Roofline example

Example: do i=1,N; s=s+a(i); enddo

in double precision on a 2.7 GHz Sandy Bridge socket @ "large" N





# **Applicable peak for the summation loop**



#### ADD pipes utilization:



 $\rightarrow$  1/12 of ADD peak





# Applicable peak for the summation loop

```
Scalar code, 3-way unrolling
LOAD r1.0 \leftarrow 0
LOAD r2.0 \leftarrow 0
LOAD r3.0 \leftarrow 0
i ← 1
loop:
  LOAD r4.0 \leftarrow a(i)
   LOAD r5.0 \leftarrow a(i+1)
  LOAD r6.0 \leftarrow a(i+2)
  ADD r1.0 \leftarrow r1.0 + r4.0
  ADD r2.0 \leftarrow r2.0 + r5.0
  ADD r3.0 \leftarrow r3.0 + r6.0
   i+=3 \rightarrow ? loop
result \leftarrow r1.0+r2.0+r3.0
```

#### ADD pipes utilization:



 $\rightarrow$  1/4 of ADD peak

# **Applicable peak for the summation loop**

```
SIMD-vectorized, 3-way unrolled
                                              ADD pipes utilization:
LOAD [r1.0,...,r1.3] \leftarrow [0,0]
LOAD [r2.0, ..., r2.3] \leftarrow [0,0]
LOAD [r3.0,...,r3.3] \leftarrow [0,0]
i ← 1
                                                               \rightarrow ADD peak
loop:
  LOAD [r4.0,...,r4.3] \leftarrow [a(i),...,a(i+3)]
  LOAD [r5.0,...,r5.3] \leftarrow [a(i+4),...,a(i+7)]
  LOAD [r6.0,...,r6.3] \leftarrow [a(i+8),...,a(i+11)]
  ADD r1 \leftarrow r1+r4
  ADD r2 \leftarrow r2+r5
  ADD r3 \leftarrow r3+r6
  i+=12 →? loop
result \leftarrow r1.0+r1.1+...+r3.2+r3.3
```

### Input to the roofline model



# **Assumptions for the Roofline Model**

The roofline formalism is based on some (crucial) assumptions:

- There is a clear concept of "work" vs. "traffic"
  - "work" = flops, updates, iterations...
  - "traffic" = required data to do "work"
- Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications
- Data transfer and core execution overlap perfectly!
- Slowest data path is modeled only; all others are assumed to be infinitely fast
- If data transfer is the limiting factor, the bandwidth of the slowest data path can be utilized to 100% ("saturation")
- Latency effects are ignored, i.e. perfect streaming mode



132

#### **Typical code optimizations in the Roofline Model**

- 1. Hit the BW bottleneck by good serial code
- 2. Increase intensity to make better use of BW bottleneck
- 3. Increase intensity and go from memory-bound to core-bound
- 4. Hit the core bottleneck by good serial code
- Shift P<sub>max</sub> by accessing additional hardware features or using a different algorithm/implementation







# Shortcomings of the roofline model

Saturation effects in multicore chips are not explained

- Reason: "saturation assumption"
- Cache line transfers and core execution do sometimes not overlap perfectly
   A(:)=B(:)+C(:)\*D(:)
- Only increased "pressure" on the memory interface can saturate the bus
   → need more cores!

#### ECM model gives more insight





#### Where the roofline model fails





ſſ⊇Ξ

# **ECM Model**

ECM = "Execution-Cache-Memory"

#### **Assumptions:**

Single-core execution time is composed of

1. In-core execution

 Data transfers in the memory hierarchy
 Data transfers may or may not overlap with each other or with in-core execution
 Scaling is linear until the relevant bottleneck is reached

#### Input:

Same as for Roofline

+ data transfer times in hierarchy



# Introduction to ECM model

- ECM = "Execution-Cache-Memory"
- Analytical performance model
- Focus on resource utilization
  - Instruction Execution
  - Data Movement
- Lightspeed assumption:
  - Optimal instruction throughput
  - Always bandwidth bound

#### The RULES™

- 1. Single-core execution time is composed of
  - 1. In-core execution
  - 2. Data transfers in the memory hierarchy
- 2. All timings are in units of one CL
- LOADS in the L1 cache do not overlap with any other data transfer
- 4. Scaling across cores is linear until a shared bottleneck is hit



#### **Vector dot product: Code characteristics**

```
double sum = 0.0;
double sum = 0.0;
double c = 0.0;
for (int i=0; i<N; i++) {
   sum += a[i]*b[i];
}
double prod = a[i]*b[i];
double y = prod-c;
double t = sum+y;
c = (t-sum)-y;
sum = t; Kahan
}
```

	naive	kahan
loads	2	2
mul	1	1
add	1	4





# **Machine Model**

	SandyBridge-EP	IvyBridge-EP	Haswell-EP
Туре	Xeon E5-2680	Xeon E5-2690 v2	Xeon E5-2695 v3
# cores	8 cores @ 2.7GHz	10 cores @ 3.0GHz	14 cores @ 2.3GHz
Load / Store	2 L + 1 S per cy	2 L + 1 S per cy	2 L + 1 S per cy
L1 Port Width	16b	16b	32b
Add	1 per cy	1 per cy	1 per cy
Mul	1 per cy	1 per cy	2 per cy
FMA	n/a	n/a	2 per cy
SIMD width	32b	32b	32b

	SandyBridge-EP	IvyBridge-EP	Haswell-EP
L1 – L2	32b/cy 2cy/CL	32b/cy 2cy/CL	64b/cy 1cy/CL
L2 – L3	32b/cy 2cy/CL	32b/cy 2cy/CL	32b/cy 2cy/CL
L3 - MEM	4.0cy/CL	3.5cy/CL	2.5cy/CL





# Example Kahan (AVX) on IvyBridge-EP



ГГ⊒Е

Shorthand notation:

$$T_{core} = \max(T_{nOL}, T_{OL})$$

$$T_{ECM} = \max(T_{nOL} + T_{data}, T_{OL})$$
Contributions:
$$\{T_{OL} \parallel T_{nOL} \mid T_{L1/L2} \mid T_{L2/L3} \mid T_{L3/MEM}\}$$
Kahan (AVX)  $\{8 \parallel 4 \mid 4 \mid 4\}$  CY

Prediction  $\{8 \setminus 8 \setminus 12\}$  Cy

# **ECM Model IvyBridge-EP**

#### Model

Naïve (AVX):  $\{4 \| 4 | 4 | 4 | 7\}$ *Cy* Kahan (scalar):  $\{32 \| 8 | 4 | 4 | 7\}$ *Cy* Kahan (AVX):  $\{8 \| 4 | 4 | 7\}$ *Cy*   $\{4 \ 8 \ 12 \ 19\} cy \\ \{32 \ 32 \ 32 \ 32\} cy \\ \{8 \ 8 \ 12 \ 19\} cy$ 

#### Measurement

Naïve (AVX):  $4.1 \setminus 8.7 \setminus 13.0 \setminus 24.9$  cy Kahan (scalar):  $32.5 \setminus 32.4 \setminus 3248 \setminus 37.9$  cy Kahan (AVX):  $8.4 \setminus 10.2 \setminus 13.7 \setminus 23.8$  cy





# **Multicore scaling in the ECM model**

#### Identify relevant bandwidth bottlenecks

- L3 cache
- Memory interface

Scale single-thread performance until first bottleneck is hit:

P(t)=min(tP<sub>0</sub>,P<sub>roof</sub>), with P<sub>roof</sub>=min(P<sub>max</sub>,I b<sub>s</sub>)

Registers Registers Registers Registers Example: L1D L1D L1D L1D Scalable L3 on Sandy Bridge L3 L3 L3 L3 Memory

# **ECM Model IvyBridge-EP**

#### Model

Naïve (AVX):  $\{4 \| 4 | 4 | 4 | 7\}$ *Cy* Kahan (scalar):  $\{32 \| 8 | 4 | 4 | 7\}$ *Cy* Kahan (AVX):  $\{8 \| 4 | 4 | 7\}$ *Cy*   $\{4 \ 8 \ 12 \ 19\} cy \\ \{32 \ 32 \ 32 \ 32\} cy \\ \{8 \ 8 \ 12 \ 19\} cy$ 

#### Measurement

Naïve (AVX):  $4.1 \setminus 8.7 \setminus 13.0 \setminus 24.9$  cy Kahan (scalar):  $32.5 \setminus 32.4 \setminus 3248 \setminus 37.9$  cy Kahan (AVX):  $8.4 \setminus 10.2 \setminus 13.7 \setminus 23.8$  cy





#### ECM prediction vs. measurements for A(:)=B(:)+C(:)\*D(:), no overlap



# ECM prediction vs. measurements for A(:)=B(:)+C(:)/D(:) with full overlap



In-core execution is dominated by divide operation (44 cycles with AVX, 22 scalar)

→ Almost perfect agreement with ECM model

> Parallelism "heals" bad single-core performance ... just barely!



# Case Study: Simplest code for the summation of the elements of a vector (single precision)

```
float sum = 0.0;
for (int j=0; j<size; j++){
    sum += data[j];
}</pre>
```

To get object code use objdump -d on object file or executable or compile with -S

Instruction co	ode:									
401d08:	f3	0f	58	04	82	addss	xmm0,[rdx	+ raz	* ۲	4]
401d0d:	48	83	c0	01		add	rax,1			
401d11:	39	с7				cmp	edi,eax			
401d13:	77	£3	1			ja	401d08			
Instruction address		0	pcoc	les		[	Assembly code			
## Summation code (single precision): **Optimizations**



```
1:
addps xmm0, [rsi + rax * 4]
addps xmm1, [rsi + rax * 4 + 16]
addps xmm2, [rsi + rax * 4 + 32]
addps xmm3, [rsi + rax * 4 + 48]
add rax, 16
    eax,edi
cmp
is 1b
```

SSE SIMD vectorization

150

## SIMD processing – single-threaded





## And with AVX?

CH-ALEXANDER



## SIMD processing – Full chip (all cores) Influence of SMT

Bandwidth saturation is the primary performance limitation on







## **Summary: The ECM Model**

- The ECM model is a simple analysis tool to get insight into:
  - Runtime contributions
  - Bottleneck identification
  - Runtime overlap

It can predict single core performance for any memory hierarchy level and get an estimate of multicore chip scalability.

#### ECM correctly describes several effects

- Saturation for memory-bound loops
- Diminishing returns of in-core optimizations for far-away data

Simple models work best. Do not try to complicate things unless it is really necessary!





#### CASE STUDY: HPCCG



#### Performance analysis on:

- Intel IvyBridge-EP@2.2GHz
- Intel Xeon Phi@1.05GHz





#### Introduction to HPCCG (Mantevo suite)

```
for(int k=1; k<max iter && normr > tolerance; k++ )
ł
    oldrtrans = rtrans;
    ddot (nrow, r, r, &rtrans, t4);
    double beta = rtrans/oldrtrans;
   waxpby (nrow, 1.0, r, beta, p, p);
   normr = sqrt(rtrans);
   HPC sparsemv(A, p, Ap);
    double alpha = 0.0;
    ddot(nrow, p, Ap, &alpha, t4);
    alpha = rtrans/alpha;
   waxpby(nrow, 1.0, r, -alpha, Ap, r);
   waxpby(nrow, 1.0, x, alpha, p, x);
   niters = k;
```



}



## **Components of HPCCG 1**

```
ddot:
#pragma omp for reduction (+:result)
for (int i=0; i<n; i++) {
    result += x[i] * y[i];
}</pre>
```

```
2 Flops
2 * 8b L = 16b
2.2GHz/2c * 16 Flops =
17.6 GFlops/s or
140GB/s L1 or 46GB/s L2
```

#### waxpby:

```
#pragma omp for
for (int i=0; i<n; i++) {
    w[i] = alpha * x[i] + beta * y[i];
}</pre>
```

3 Flops 2 \* 8b L + 1 \* 8b S = 24b 2.2GHz/4c \* 24flops = 13.2 GFlops/s or 106GB/s L1 or 47GB/s L2





157

## Sparse matrix-vector multiply (spMVM)

- Key ingredient in some matrix diagonalization algorithms
  - Lanczos, Davidson, Jacobi-Davidson
- Store only N<sub>nz</sub> nonzero elements of matrix and RHS, LHS vectors with N<sub>r</sub> (number of matrix rows) entries
- "Sparse": N<sub>nz</sub> ~ N<sub>r</sub>



## **CRS matrix storage scheme**



## CRS (Compressed Row Storage) – data format





#### **Format creation**

- Store values and column indices of all non-zero elements row-wise
- 2. Store starting indices of each column (rpt)

#### **Data arrays**

double val[]
unsigned int col[]
unsigned int rpt[]



#### **Components of HPCCG 2**

```
#pragma omp for
for (int i=0; i< nrow; i++) {
   double sum = 0.0;
   double* cur_vals = vals_in_row[i];
   int* cur_inds = inds_in_row[i];
   int cur_nnz = nnz_in_row[i];
   for (int j=0; j< cur_nnz; j++) {
      sum += cur_vals[j]*x[cur_inds[j]];
   }
```

```
2 Flops

1 * 4b L + 2 * 8b L = 20b

2.2GHz/2c * 16 Flops =

17.6 GFlops/s or

140GB/s L1 or 46GB/s L2
```

```
\searrow
```

161



y[i] = sum;

}



## First Step: Runtime Profile (300<sup>3</sup>)

#### Intel IvyBridge-EP (2.2GHz, 10 cores/chip)

Routine	Serial	Socket
ddot	5%	5%
waxby	12%	16%
spmv	83%	79%

#### Intel Xeon Phi (1.05GHz, 60 cores/chip)

Routine	Chip
ddot	3%
waxby	8%
spmv	89%





## Scaling behavior inside socket (IvyBridge-EP)



instrumentation
on socket level

ot	Memory Bandwidth				
π	Routine	Time [s]		[MB/s]	Data Volume [GB]
	waxby 1	2,33		40464	93
	waxby 2	2,37		39919	94
	waxby 3	2,4		40545	96
	ddot 1	0,72		46886	34
	ddot 2	1,4		46444	64
	spmv	33 <i>,</i> 84		45964	1555



## Scaling to full node (180<sup>3</sup>)

#### **Performance [GFlops/s]**

Routine	Socket	Node
ddot	6726	14547
waxby	3642	6123
spmv	6374	6320
Total	5973	6531

#### Memory Bandwidth measured [GB/s]

Pattern: Bad ccNUMA page placement

Routine	Socket 1	Socket 2	Total	
ddot	44020	47342	91362	
waxby	39795	28424	68219	
spmv	43109	2863	45972	





#### **Optimization: Apply correct data placement**

```
Matrix data was not placed. Solution: Add first touch initialization.
#pragma omp parallel for
for (int i=0; i< local_nrow; i++) {
   for (int j=0; j< 27; j++) {
      curvalptr[i*27 + j] = 0.0;
      curindptr[i*27 + j] = 0;</pre>
```

#### Node performance: spmv 11692, total 10912

Routine	Socket 1	Socket 2	Total
ddot	46406	48193	94599
waxby	37113	24904	62017
spmv	45822	40935	86757



}

}



## **Scaling behavior Intel Xeon Phi**



┎┎ᇐᆯ

## BJDS (Blocked JDS) – data format





#### **Format creation**

- 1. Shift nonzeros in each row to the left
- 2. Combine chunkHeight (multiple of vector length, here: 8) rows to one chunk
- 3. Pad all rows in chunk to the same length
- 4. Store matrix chunk by chunk and jaggeddiagonal-wise within chunk

#### Data arrays

double val[]
unsigned int col[]
unsigned int chunkStart[]



#### **Optimized spmv data structure on Xeon Phi**





## EMPLOYING THE ECM MODEL ON STENCIL KERNELS







#### **2D Jacobi Stencil: Layer condition**

IL55

DRICH-ALEXANDER VERSITÄT ANGEN-NÜRNBERG



#### J2D multicore chip scaling





#### uxx stencil from earthquake propagation code



**vdivpd**: 42 cycles throughput in double precision (SNB) What about single precision?



#### uxx kernel ECM model

# Employing the Intel IACA tool for L1 throughput estimate.VersionECM modelpredictionDP $\{84 \| 38 | 20 | 20 | 26\}$ Cy $\{84 \setminus 84 \setminus 84 \setminus 104\}$ CySP $\{45 \| 38 | 20 | 20 | 26\}$ Cy $\{45 \setminus 58 \setminus 78 \setminus 104\}$ Cy

#### **Prediction for in Memory data set:**

- 1. SP is twice as fast as DP
- 2. All variants saturate at 4 cores
- 3. The presence of the DIV in DP makes no difference





#### **Comparison model vs. measurement**



174

#### uxx kernel: Optimization opportunities

- ECM model allows to predict upper limit for benefits from temporal blocking for the L3 cache:
  - Removes L3-MEM transfer time of 26cy
  - 24% speedup in DP (single core)
  - 33% speedup in SP (single core)
- Next bottleneck is the divide (DP) and L3 transfers (SP).
- True benefit: Both are **core-local** and therefore **scalable**.
- Expected performance in DP on chip level 2000 MLUP/s instead of 800 MLUPS/s (even with DIV)



