For final slides and example code see:

http://goo.gl/73RsCu



Node-Level Performance Engineering

Georg Hager, Jan Eitzinger, Gerhard Wellein Erlangen Regional Computing Center (RRZE) and Department of Computer Science University of Erlangen-Nuremberg

SC15 full-day tutorial November 16, 2014 Austin, TX, USA



qrme.com



Agenda



2

		Preliminaries		08:30
δW		Introduction to multico	re architecture	
		Cores, caches, chips, se	ockets, ccNUMA, SIMD	
		Multicore tools		10:00
		Microbenchmarking for	10:30	
۳		 Streaming benchmarks 		
		Hardware bottlenecks		
-		Node-level performanc	e modeling (part I)	
Ъ Ч		The Roofline Model and	I dense MVM	12:00
		Lunch break		
	•	13:30		
З 9		Case studies: Sparse M	IVM, Jacobi solver	
		Optimal resource utiliz	ation	
۳		SIMD parallelism		15:00
I		ccNUMA		15:30
ט		OpenMP synchronization	n and multicores	
4		Pattern-driven perform	ance engineering	17:00
((c) R	RZE 2015	Node-Level Performance Engineering	



From a student seminar on "Efficient programming of modern multi- and manycore processors"

- **Student:** I have implemented this algorithm on the GPGPU, and it solves a system with 26546 unknowns in 0.12 seconds, so it is really fast.
- **Me**: What makes you think that 0.12 seconds is fast?
- **Student**: It is fast because my baseline C++ code on the CPU is about 20 times slower.



Prelude: Scalability 4 the win!





(c) RRZE 2015

Scalability Myth: Code scalability is the key issue







- Do I understand the performance behavior of my code?
 - Does the performance match a model I have made?
- What is the optimal performance for my code on a given machine?
 - High Performance Computing == Computing at the bottleneck
- Can I change my code so that the "optimal performance" gets higher?
 - Circumventing/ameliorating the impact of the bottleneck
- My model does not work what's wrong?
 - This is the good case, because you learn something
 - Performance monitoring / microbenchmarking may help clear up the situation

How model-building works: Physics







Introduction: Modern node architecture

Multi- and manycore chips and nodes A glance at basic core fatures Caches and data transfers through the memory hierarchy Memory organization Accelerators Programming models

- Xeon E5-2600v3 "Haswell EP": Up to 18 cores running at 2+ GHz (+ "Turbo Mode": 3.5+ GHz)
- Simultaneous Multithreading
 → reports as 36-way chip
- 5.7 Billion Transistors / 22 nm





General-purpose cache based microprocessor core





Stored-program computer

- Implements "Stored Program Computer" concept (Turing 1936)
- Similar designs on all modern systems
- (Still) multiple potential bottlenecks
- The clock cycle is the "heartbeat" of the core





Idea:

- Split complex instruction into several simple / fast steps (stages)
- Each step takes the same amount of time, e.g. a single cycle
- Execute different steps on different instructions at the same time (in parallel)

Allows for shorter cycle times (simpler logic circuits), e.g.:

- floating point multiplication takes 5 cycles, but
- processor can work on 5 different multiplications simultaneously
- one result at each cycle after the pipeline is full

Drawback:

- Pipeline must be filled startup times (#Instructions >> pipeline steps)
- Efficient use of pipelines requires large number of independent instructions → instruction level parallelism
- Requires complex instruction scheduling by compiler/hardware softwarepipelining / out-of-order

Pipelining is widely used in modern computer architectures





First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages



 Besides arithmetic & functional unit, instruction execution itself is pipelined also, e.g.: one instruction performs at least 3 steps:



Hardware Pipelining on processor (all units can run concurrently):

1	Fetch Instruction 1 from L1I			
2	Fetch Instruction 2	Decode Instruction 1		
3	Fetch Instruction 3	Decode	Execute	
4	Fetch Instruction 4	Decode	Execute	
. 1	from L1I	Instruction 3	Instruction 2	l i i i i i i i i i i i i i i i i i i i

Branches can stall this pipeline! (Speculative Execution, Predication)

Each unit is pipelined itself (e.g., Execute = Multiply Pipeline)

. . .

Superscalar Processors – Instruction Level Parallelism



 Multiple units enable use of Instruction Level Parallelism (ILP): Instruction stream is "parallelized" on the fly



- Issuing m concurrent instructions per cycle: m-way superscalar
- Modern processors are 3- to 6-way superscalar & can perform 2 or 4 floating point operations per cycles



SMT principle (2-way example):



SMT impact

- SMT adds another layer of topology (inside the physical core)
- Caveat: SMT threads share all caches!
- Possible benefit: Better pipeline throughput
 - Filling otherwise unused pipelines
 - Filling pipeline bubbles with other thread's executing instructions:



- Beware: Executing it all in a single thread (if possible) may achieve the same goal without SMT:



Memory



- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit \rightarrow 2 double precision floating point operands
 - AVX: register width = 256 Bit \rightarrow 4 double precision floating point operands
- Adding two registers holding double precision floating point





Steps (done by the compiler) for "SIMD processing"





No SIMD vectorization for loops with data dependencies:

for(int i=0; i<n;i++)
 A[i]=A[i-1]*s;</pre>

Pointer aliasing" may prevent SIMDfication

```
void f(double *A, double *B, double *C, int n) {
    for(int i=0; i<n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```

- C/C++ allows that $A \rightarrow \&C[-1]$ and $B \rightarrow \&C[-2]$ $\rightarrow C[i] = C[i-1] + C[i-2]:$ dependency $\rightarrow No SIMD$
- If "pointer aliasing" does not happen, tell it to the compiler:
 -fno-alias (Intel), -Msafeptr (PGI), -fargument-noalias (gcc)
 restrict keyword (C only!):
 void f(double restrict *A, double restrict *B, double restrict *C, int n) {...}

Putting it all together





But: P=5.4 GF/s (dp) for serial, non-SIMD code



- How does data travel from memory to the CPU and back?
- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
 CL transfer required

Example: Array copy A(:)=C(:)



Commodity cluster nodes: From UMA to ccNUMA

Basic architecture of commodity compute cluster nodes



Yesterday (2006): UMA



2-socket server

Cache-coherent Non-Uniform Memory

ccNUMA provides scalable bandwidth but: Where does my data finally end up?



Interlude: A glance at current accelerator technology

NVIDIA Kepler GK110 Block Diagram



Architecture

- 7.1B Transistors
- 15 "SMX" units
 - 192 (SP) "cores" each
- > 1 TFLOP DP peak
- 1.5 MB L2 Cache
- 384-bit GDDR5
- PCI Express Gen3
- 3:1 SP:DP performance

		LD/ST	SFU	Core	Core	Core	DP Uni	t Cor	e Core	Core	DP Unit
	PCI Express 3.0 Host Interface										
Memory Controller M											
emory Controller											
Memory Controller	SMX		SMX			SMX					

© NVIDIA Corp. Used with permission.

Intel Xeon Phi block diagram

Architecture

- 3B Transistors
- 60+ cores
- 512 bit SIMD
- ≈ 1 TFLOP DP peak
- 0.5 MB L2/core
- GDDR5
- 2:1 SP:DP performance





Comparing accelerators



Intel Xeon Phi

- 60+ IA32 cores each with 512 Bit SIMD FMA unit → 480/960 SIMD DP/SP tracks
- Clock Speed: ~1000 MHz
- Transistor count: ~3 B (22nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1 TF/s
- Memory BW: ~250 GB/s (GDDR5)

Threads to execute: 60-240+

 Programming: Fortran/C/C++ +OpenMP + SIMD

NVIDIA Kepler K20

 15 SMX units each with 192 "cores" → 960/2880 DP/SP "cores"



- Clock Speed: ~700 MHz
- Transistor count: 7.1 B (28nm)
- Power consumption: ~250 W
- Peak Performance (DP): ~ 1.3 TF/s
- Memory BW: ~ 250 GB/s (GDDR5)
- Threads to execute: 10,000+
- Programming: CUDA, OpenCL, (OpenACC)

 TOP1: "Titan" at Oak Ridge Nationa Laboratory

Trading single thread performance for parallelism: *GPGPUs vs. CPUs*



GPU vs. CPU light speed estimate:

- 1. Compute bound: 2-10x
- 2. Memory Bandwidth: 1-5x



	Intel Core i5 – 2500 ("Sandy Bridge")	Intel Xeon E5-2680 DP node ("Sandy Bridge")	NVIDIA K20x ("Kepler")		
Cores@Clock	4 @ 3.3 GHz	2 x 8 @ 2.7 GHz	2880 @ 0.7 GHz		
Performance+/core	52.8 GFlop/s	43.2 GFlop/s	1.4 GFlop/s		
Threads@STREAM	<4	<16	>8000?		
Total performance+	210 GFlop/s	691 GFlop/s	4,000 GFlop/s		
Stream BW	18 GB/s	2 x 40 GB/s	168 GB/s (ECC=1)		
Transistors / TDP	1 Billion* / 95 W	2 x (2.27 Billion/130W)	7.1 Billion/250W		
+ Single Precision	* Includes on-chip GPU and PCI-Express Complete compute device				

(c) RRZE 2015



Node topology and programming models

Parallelism in a modern compute node



Parallel and shared resources within a shared-memory node



Parallel resources:

- Execution/SIMD units 1
- Cores (2)
- Inner cache levels 3
- Sockets / ccNUMA domains 4
- Multiple accelerators 5

Shared resources:

- Outer cache level per socket
- Memory bus per socket 7
- Intersocket link 8
- PCIe bus(es) 9
- Other I/O resources 10

How does your application react to all of those details?

Parallel programming models

on modern compute nodes

Shared-memory (intra-node)

- Good old MPI
- OpenMP
- POSIX threads
- Intel Threading Building Blocks (TBB)
- Cilk+, OpenCL, StarSs,... you name it

"Accelerated"

- OpenMP 4.0+
- CUDA
- OpenCL
- OpenACC
- Distributed-memory (inter-node)
 - MPI
 - PGAS (CAF, UPC, ...)
- Hybrid
 - Pure MPI + X, X == <you name it>

All models require awareness of *topology* and *affinity* issues for getting best performance out of the machine!



Parallel programming models: *Pure MPI*





Parallel programming models:

Pure threading on the node





Parallel programming models: Lots of choices

Hybrid MPI+OpenMP on a multicore multisocket cluster







- Node-level hardware parallelism takes many forms
 - Sockets/devices CPU: 1-8, GPGPU: 1-6
 - Cores moderate (CPU: 4-16) to massive (GPGPU: 1000's)
 - SIMD moderate (CPU: 2-8) to massive (GPGPU: 10's-100's)
 - Superscalarity (CPU: 2-6)
- Exploiting performance: parallelism + bottleneck awareness
 "High Performance Computing" == computing at a bottleneck

Performance of programming models is sensitive to architecture

- Topology/affinity influences overheads
- Standards do not contain (many) topology-aware features
- Apart from overheads, performance features are largely independent of the programming model



Multicore Performance and Tools
Tools for Node-level Performance Engineering



- Gather Node Information hwloc, likwid-topology, likwid-powermeter
- Affinity control and data placement
 OpenMP and MPI runtime environments, hwloc, numactl, likwid-pin
- Runtime Profiling Compilers, gprof, HPC Toolkit, ...
- Performance Profilers
 Intel VtuneTM, likwid-perfctr, PAPI based tools, Linux perf, ...
- Microbenchmarking STREAM, likwid-bench, Imbench



LIKWID tool suite:

Like I Knew What I'm Doing



Open source tool collection (developed at RRZE): https://github.com/RRZE-HPC/likwid

J. Treibig, G. Hager, G. Wellein: *LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments.* PSTI2010, Sep 13-16, 2010, San Diego, CA http://arxiv.org/abs/1004.4431



Command line tools for Linux:

- easy to install
- works with standard linux kernel
- simple and clear to use
- supports Intel and AMD CPUs



Current tools:

- Iikwid-topology: Print thread and cache topology
- Iikwid-powermeter: Measure energy consumption
- Iikwid-pin: Pin threaded application without touching code
- Iikwid-perfctr: Measure performance counters
- Iikwid-bench: Microbenchmarking tool and environment
- ... some more

Output of likwid-topology -g

on one node of Intel Haswell-EP

Г	=
•	

CPU name: CPU type: CPU stepping:	Intel Intel 2	(R) Xeo Xeon H	on (R) laswe	CPU 11 E	E5- N/E1	-269 ?/EX	5 v: pro	3 @ oces	2.3 sor	80GH	z	****	***	***	***	****	***	**																		
Hardware Threa	d Topol	ogy																																		
*****	******	*****	****	****	****	***	****	****	***	***	****	****	***	***	***	****	***	**																		
Sockets:			2	1																																
Cores per sock	et:		1	.4																																
Threads per co	re:		2																																	
HWThread	Thread	1	 C	ore				Sock	et.			A	vai	lab	Le																					
0	0		0	,				0				*																								
1	0		1					0				*																								
43	1		1					1				*																								
44	1		2	2				1				*																								
Socket 0:	(0 28	1 29	2 30	3 3	 1 4	32	5 3	36	 34	7 3	58	36	9 3	 37 1	03	8 11	39) 12	40	13	41)														
Socket 1:	(144	2 15 4	3 16	44	17 4	15 1	84	6 19	47	20	48	21	49	22	50	23 5	51 2	24 5	2 25	5 53	3 26	5 54	27	55	5)					411	nh	vs	ica	al		
****	 ******	*****	****	****	****	***	****	****	 ***	***	****	****	***	***	***	****	***	**														. y o				
Cache Topology																													р	00	es	50	r II	JS		
**************************************	******	*****	****	****	****	***	***1	****	***	***	***1	****	***	***	***	****	***	**																		
Size:			3	2 kB																																
Cache groups:	(0 28	3) (1	. 29) (2 30)	(3	31) (4	32) (5 3	33)	(6 34	1)	(7	35) ((8)	36)	9	37) (10	38) (11	39)	(1	12 4	0)	(13	41
) (1442) (15 43)	(16	44)	(1	7 45	5)	(18	3 46	`)	(1	9 47	7)	(2	0 4	8)	(2	1 4	9)	(2	2 5	50)	(23	51) (24	52) (25	53)) (26 5	54)	(2	7 55)
Lowol:				 ,																																
Size:			2	56 1	в																															
Cache groups:	(0.28	3) (1	29) (2 30	2	(3	31) (4	32		5 3	33.)	(6 34	1	(7	35) ((8	36		9	37) (10	38)	11	39)	()	2 4	0)	(13	41
) (14 42) (15 43)	(16	44)	(1	7 45	5)	(18	3 4 6	^	(1	9 47	7)	(2	0 4	8)	(2	1 4	9)	(2	2 5	50)	(23	51) (24	52) (25	53)) (26 5	54)	(2	7 55)
Level:			3	 }																																
Size:			1	.7 MB																																
Cache groups: (21 49 22 50	(028 23512	129 4522	2 30	3 3 26	14	32 27 5	53: 5)	36	34) (7 :	35 8	3 36	59	37	10 3	38 1	.1 3	9 12	2 40) 13	3 41)	(1	.4 4	2 15	5 43	16	44	17	45 1	840	5 19	47	20 4	8)

Output of likwid-topology continued



*****	***************************************											
NUMA Topology	iUMA Topology											
NUMA domains:	4											
Domain:	0											
Processors:	(0 28 1 29 2 30 3 31 4 32 5 33 6 34)											
Distances:	10 21 31 31											
Free memory:	13292.9 MB											
Total memory:	15941.7 MB											
Domain:	1											
Processors:	(7 35 8 36 9 37 10 38 11 39 12 40 13 41)											
Distances:	21 10 31 31											
Free memory:	13514 MB											
Total memory:	16126.4 MB											
Domain:	2											
Processors:	(14 42 15 43 16 44 17 45 18 46 19 47 20 48)											
Distances:	31 31 10 21											
Free memory:	15025.6 MB											
Total memory:	16126.4 MB											
Domain:	3											
Processors:	(21 49 22 50 23 51 24 52 25 53 26 54 27 55)											
Distances:	31 31 21 10											
Free memory:	15488.9 MB											
Total memory:	16126 MB											



Cluster on die mode

***	**************************************										*******	**		and SMT enabled!																
Gra ***	****	ar To	***	Logy *******	***	******	**	******	**	******	***	*******	***	******	***	,														
Soc	ket	0:																												
1 4		+	+ +		+ -	+	+	++	•		+ +	·4	+ -	+	+ +		+	+	+	+	+	+		+ -	+4	+	+	• +		-+
	0	28		1 29	 	2 30	1	331		4 32		533		634	1	7 35	1	8	36	1	937	1	10 38	 • ·	11 39	1	12 40	1	13 41	
i i		·+	+ +-		·+ ·	+	+	++			+ +	·	• • •	+	+ +		+	+	+	+	·+	+		• • •	+4	+	+	• +		-+ i
	32	kB	 - +-	32kB	 -+ -	32kB +	 +	32kB ++	 	32kB	 + +	32kB	 	32kB	 -+	32kB	 +	32 +	kB +	 -+	32kB	+	32kB	 	32kB +	 +	32kB	 + -	32kB	 +-
i -		+	+-		+ -	+	+	++			+ +	·4	+ -	+	+ +		+	+	+	+	+	+		+ -	+4	+	+	• +		-+ i
1 1	25	6kB	- +-	256kB	 -+ -	256kB +	+	256kB ++	 	256kB	 + +	256kB	 	256kB +	 ⊦ +	256kB	-+	25 +	6kB +	 +	256kB	+	256kB	 + ·	256kB +	 +	256kB +	 + +	256kB	 +-
1.1								1700							+ +								1740							-+ !
1 4	ļ́н										⊦ +	۱ ــــــــــــــــــــــــــــــــــــ											-+							
+	ket	1:																												+
+																														+
	14	42	- +-	15 43	-+ 	+ 16 44	+	++ 17 45	• •	18 46	+ + 	19 47	+ - 	20 48	+ + 	21 49	·+ 	+ 22	+ 50	· + 	23 51	+	24 52	+ ·	+	+	+ 26 54	· +·	27 55	-+
1.4		+	+ +-		+ -	+	+	++	•		+ +		+ -	+	+ +		+	+	+	+	+	+		+ •	+4	+		+		-+
	32	kB	1	32kB	1	32kB	÷.	32kB	1	32kB	+ 1 	32kB		32kB	- +	32kB	1	32	kB	1	32kB	Ì	32kB		32kB	T T	32kB	1	32kB	-+ 1
1.4		+	+-		+ •	+	+	++			+ +	·	+ -	+	+ +		+	+	+	+	+	+		+ •	+	+	+	++		-+
	25	6kB	I	256kB	T	256kB	Ť	256kB	I	256kB		256kB		256kB	I	256kB	Ť.	25	6kB	I	256kB	ī	256kB		256kB	Ĩ	256kB	- T	256kB	I I
1 4		+	+-		+ -	+	+	++			+ +	·	+ •	+	⊦ + ⊦ +		+	+	+	+	+	+		+ ·	++		+	· +·		-+ -+
i i								17MB							Ì								17MB							i i
1 1															+ +															-+ !



Enforcing thread/process-core affinity under the Linux OS

Standard tools and OS affinity facilities under program control

likwid-pin

Example: STREAM benchmark on 16-core Sandy Bridge:

Anarchy vs. thread pinning

80

70

60

50

30

20

10

Ĥ

4

Bandwidth [GB/s]





Highly OS-dependent system calls

But available on all systems

Linux:	<pre>sched_setaffinity()</pre>
Windows:	SetThreadAffinityMask()

- Hwloc project (http://www.open-mpi.de/projects/hwloc/)
- Support for "semi-automatic" pinning in some compilers/environments
 - All modern compilers with OpenMP support
 - Generic Linux: taskset, numactl, likwid-pin (see below)
 - OpenMP 4.0 (see OpenMP tutorial)

Affinity awareness in MPI libraries

- SGI MPT
- OpenMPI
- Intel MPI

· · · ·

Likwid-pin Overview



- Pins processes and threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
- Based on combination of wrapper tool together with overloaded pthread library
 → binary must be dynamically linked!
- Can also be used as a superior replacement for taskset
- Supports logical core numbering within a node

- Usage examples:
 - likwid-pin -c 0-3,4,6 ./myApp parameters
 - likwid-pin -c S0:0-7 ./myApp parameters
 - likwid-pin -c N:0-15 ./myApp parameters

LIKWID terminology Thread group syntax

- The OS numbers all processors (hardware threads) on a node
- The numbering is enforced at boot time by the BIOS
- LIKWID introduces thread groups consisting of processors sharing a topological entity (e.g. socket or shared cache)
- A thread group is defined by a single character + index
- Example for likwid-pin: likwid-pin -c S1:0-3,6,7 ./a.out
- Thread group expression may be chained with @: likwid-pin -c S0:0-3@S1:0-3 ./a.out
- Alternative expression based syntax: likwid-pin -c E:S0:4:2:2 ./a.out

E:<thread domain>:<num threads>:<chunk size>:<stride>

Xeon Phi: likwid-pin -c E:N:60:2:4 ./a.out



Likwid

Currently available thread domains







Running the STREAM benchmark with likwid-pin:





KMP_AFFINITY=[<modifier>,...]<type>[,<permute>][,<offset>]



```
noverbose,respect,granularity=core
```

KMP_AFFINITY=verbose, none to list machine topology map



KMP_AFFINITY=granularity=fine,compact



KMP_AFFINITY=granularity=fine,scatter



(c) RRZE 2015

Intel KMP_AFFINITY permute example



KMP_AFFINITY=granularity=fine,compact,1,0



KMP_AFFINITY=granularity=core,compact





GOMP_AFFINITY=3,0-2 used with 6 threads



Always operates with OS processor IDs



Multicore performance tools: Probing performance behavior

likwid-perfctr



likwid-perfctr can help here

- 1. Runtime profile / Call graph (gprof): Where are the hot spots?
- 2. Instrument hot spots (prepare for detailed measurement)
- 3. Find performance signatures

Possible signatures:

- Bandwidth saturation
- Instruction throughput limitation (real or language-induced)
- Latency impact (irregular data access, high branch ratio)
- Load imbalance
- ccNUMA issues (data access across ccNUMA domains)
- Pathologic cases (false cacheline sharing, expensive operations)

Goal: Come up with educated guess about a performance-limiting motif (Performance Pattern)

Probing performance behavior



How do we find out about the performance properties and requirements of a parallel code?

Profiling via advanced tools is often overkill

A coarse overview is often sufficient

- likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
- Simple end-to-end measurement of hardware performance metrics
- "Marker" API for starting/stopping counters
- Multiple measurement region support
- Preconfigured and extensible metric groups, list with likwid-perfctr -a

```
BRANCH: Branch prediction miss rate/ratio
CACHE: Data cache miss rate/ratio
CLOCK: Clock of cores
DATA: Load to store ratio
FLOPS_DP: Double Precision MFlops/s
FLOPS_SP: Single Precision MFlops/s
FLOPS_X87: X87 MFlops/s
L2: L2 cache bandwidth in MBytes/s
L2CACHE: L2 cache miss rate/ratio
L3: L3 cache bandwidth in MBytes/s
L3CACHE: L3 cache miss rate/ratio
MEM: Main memory bandwidth in MBytes/s
TLB: TLB miss rate/ratio
```

likwid-perfctr *Example usage with preconfigured metric group*





likwid-perfctr *Best practices for runtime counter analysis*



Things to look at (in roughly this order)

- Excess work
- Load balance (flops, instructions, BW)
- In-socket memory BW saturation
- Flop/s, loads and stores per flop metrics
- SIMD vectorization
- CPI metric
- # of instructions, branches, mispredicted branches

Caveats

- Load imbalance may not show in CPI or # of instructions
 - Spin loops in OpenMP barriers/MPI blocking calls
 - Looking at "top" or the Windows Task Manager does not tell you anything useful
- In-socket performance saturation may have various reasons
- Cache miss metrics are sometimes misleading

likwid-perfctr *Marker API (C/C++ and Fortran)*

- A marker API is available to restrict measurements to code regions
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr
- Multiple named region support, accumulation over multiple calls
- Inclusive and overlapping regions allowed

```
#include <likwid.h>
                                   // must be called from serial region
LIKWID MARKER INIT;
#pragma omp parallel
  LIKWID_MARKER THREADINIT;
                                  // only reqd. if measuring multiple threads
}
LIKWID MARKER START ("Compute");
LIKWID MARKER STOP("Compute");
                                                             Activate macros with
                                                              -DLIKWID PERFMON
LIKWID MARKER START("Postprocess");
LIKWID MARKER STOP("Postprocess");
                                   // must be called from serial region
LIKWID MARKER CLOSE;
```



Measuring energy consumption with LIKWID

Measuring e likwid-powerm	optional	
 Implement RAPL = "R 		
CPU name:	Intel Core SandyBridge processor	
CPU clock:	3.49 GHz	
Base clock:	3500.00 MHz	
Minimal clock:	1600.00 MHz	
Turbo Boost Ste	eps:	
C1 3900.00 MHz		
C2 3800.00 MHz		
C3 3700.00 MHz		
C4 3600.00 MHz		
Thermal Spec Pc	ower: 95 Watts	
Minimum Power:	: 20 Watts	
Maximum Power:	: 95 Watts	
Maximum Time W	Vindow: 0.15625 micro sec	

Example: A medical image reconstruction code on Sandy Bridge







Sandy Bridge EP (8 cores, 2.7 GHz base freq.)

Runtime [s]	Power [W]		Energy [J]
90.43	90	Fas → le	8110
29.63	93	ter o ss e	2750
22.61	102	code	2300
18.42	111		2040
	Runtime [s] 90.43 29.63 22.61 18.42	Runtime [s]Power [W]90.439029.639322.6110218.42111	Runtime [s] Power [W] 90.43 90 29.63 93 22.61 102 18.42 111

(c) RRZE 2015



Microbenchmarking for architectural exploration

Probing of the memory hierarchy Saturation effects in cache and memory

Latency and bandwidth in modern computer environments





(c) RRZE 2015



- Report performance for different N
- Choose NITER so that accurate time measurement is possible
- This kernel is limited by data transfer performance for all memory levels on all current architectures!

A(:)=B(:)+C(:)*D(:) on one Sandy Bridge core (3 GHz)





A(:)=B(:)+C(:)*D(:) on one Sandy Bridge core (3 GHz): Observations and further questions





(c) RRZE 2015



Every core runs its own, independent triad benchmark

```
double precision, dimension(:), allocatable :: A,B,C,D
```

```
!$OMP PARALLEL private(i,j,A,B,C,D)
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
do j=1,NITER
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
  if(.something.that.is.never.true.) then
    call dummy (A, B, C, D)
  endif
enddo
!$OMP END PARALLEL
```

→ pure hardware probing, no impact from OpenMP overhead

Throughput vector triad on Sandy Bridge socket (3 GHz)





Attainable memory bandwidth: Comparing architectures





(c) RRZE 2015

Bandwidth limitations: Outer-level cache

Scalability of shared data paths in L3 cache





ГГШЕ

Affinity matters!

- Almost all performance properties depend on the position of
 - Data
 - Threads/processes
- Consequences
 - Know where your threads are running
 - Know where your data is

Bandwidth bottlenecks are ubiquitous






"Simple" performance modeling: The Roofline Model⁽¹⁾

Loop-based performance modeling: Execution vs. data transfer Example: array summation Example: A 3D Jacobi solver Model-guided optimization

⁽¹⁾ Samuel Williams, Andrew Waterman, David Patterson, Communications of the ACM, Vol. 52 No. 4, Pages 65-76 10.1145/1498765.1498785 <u>http://cacm.acm.org/magazines/2009/4/22959-roofline-an-insightful-visual-performance-model-for-multicore-architectures/fulltext</u>

Prelude: Modeling customer dispatch in a bank







How fast can tasks be processed? P [tasks/sec]

The bottleneck is either

- The service desks (max. tasks/sec):
- The revolving door (max. customers/sec): $I \cdot b_S$



P_{max}

The Roofline Model

- P_{max} = Applicable peak performance of a loop, assuming that data comes from the level 1 cache (this is not necessarily P_{peak})
 → e.g., P_{max} = 176 GFlop/s
- *I* = Computational intensity ("work" per byte transferred) over the slowest data path utilized (code balance B_C = *I*⁻¹)
 → e.g., *I* = 0.167 Flop/Byte → B_C = 6 Byte/Flop
- 3. $b_{\rm S}$ = Applicable peak bandwidth of the slowest data path utilized \rightarrow e.g., $b_{\rm S}$ = 56 GByte/s [Byte/s]

Expected performance: $P = \min(P_{\max}, I \cdot b_S) = \min\left(P_{\max}, \frac{b_S}{B_C}\right)$ [Byte/Flop]

D. Callahan et al.: Estimating interlock and improving balance for pipelined architectures. Journal for Parallel and Distributed Computing 5(4), 334 (1988). DOI: 10.1016/0743-7315(88)90002-0
 W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. Self-edition (2000)
 S. Williams: Auto-tuning Performance on Multicore Computers. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)



How to perform a instruction throughput analysis on the example of Intel's port based scheduler model



First-order assumption: All instructions in a loop are fed independently to the various ports/pipelines

Complex cases (dependencies, hazards): Add penalty cycles / use tools (Intel IACA, Intel Amplifier)

Throughput capabilities of the Intel Sandy Bridge core

Per cycle with AVX

- 1 load instruction (256 bits) AND ½ store instruction (128 bits)
- 1 AVX MULT and 1 AVX ADD instruction (4 DP / 8 SP flops each)

Per cycle with SSE or scalar

- 2 load instruction **OR** 1 load and 1 store instruction
- I MULT and I ADD instruction

Overall maximum of 4 micro-ops

In practice, 3 is more realistic





```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i]
}
```

How many cycles to process one AVX-vectorized iteration (one core)?

```
\rightarrow Equivalent to 4 scalar iterations
```

```
Cycle 1: LOAD + ½ STORE + MULT + ADD
Cycle 2: LOAD + ½ STORE
Cycle 3: LOAD Answer: 3 cycles
```



What is the performance in GFlops/s and the bandwidth in GBytes/s?

One AVX iteration (3 cycles) does
$$4 \times 2 = 8$$
 flops:

$$\frac{3.0 \cdot 10^9 \text{ cy/s}}{3 \text{ cy}} \cdot 4 \text{ updates} \cdot \frac{2 \text{ flops}}{\text{ update}} = 8 \frac{\text{Gflops}}{\text{s}}$$

$$4 \cdot 10^9 \frac{\text{updates}}{\text{s}} \cdot 32 \frac{\text{bytes}}{\text{update}} = 128 \frac{\text{Gbyte}}{\text{s}}$$

P_{max} + bandwidth limitations: The vector triad



Example: Vector triad A (:) =B(:)+C(:)*D(:) on a 3 GHz 8-core Sandy Bridge chip (AVX vectorized)

b_S = 40 GB/s
B_c = (4+1) Words / 2 Flops = 2.5 W/F (including write allocate)

 \rightarrow / = 0.4 F/W = 0.05 F/B

 \rightarrow / \cdot b_S = 2.0 GF/s (1.04 % of peak performance)

- P_{peak} = 192 Gflop/s (8 FP units x (4+4) Flops/cy x 3.0 GHz)
- *P*_{max} = 8 x 8 Gflop/s = 64 Gflop/s (33% peak)

 $P = \min(P_{\max}, I \cdot b_S) = \min(64, 2.0) \text{ GFlop/s}$ = 2.0 GFlop/s

A not so simple Roofline example





in single precision on a 2.2 GHz Sandy Bridge socket @ "large" N



Plain scalar code, no SIMD

LOAD r1.0
$$\leftarrow$$
 0
i \leftarrow 1
loop:
LOAD r2.0 \leftarrow a(i)
ADD r1.0 \leftarrow r1.0+r2.0
++i \rightarrow ? loop
result \leftarrow r1.0





Scalar code, 3-way unrolling

```
LOAD r1.0 \leftarrow 0
LOAD r2.0 \leftarrow 0
LOAD r3.0 \leftarrow 0
i \leftarrow 1
```

loop:

LOAD r4.0 \leftarrow a(i)
LOAD r5.0 \leftarrow a(i+1)
LOAD r6.0 \leftarrow a(i+2)
ADD $r1.0 \leftarrow r1.0 + r4.0$
ADD $r2.0 \leftarrow r2.0 + r5.0$
ADD $r3.0 \leftarrow r3.0 + r6.0$
_

i+=3 \rightarrow ? loop result \leftarrow r1.0+r2.0+r3.0

ADD pipes utilization:



 \rightarrow 1/8 of ADD peak

(c) RRZE 2015









The roofline formalism is based on some (crucial) assumptions:

- There is a clear concept of "work" vs. "traffic"
 - "work" = flops, updates, iterations...
 - "traffic" = required data to do "work"
- Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications
- Data transfer and core execution overlap perfectly!
 - Either the limit is core execution or it is data transfer
- Slowest limiting factor "wins"; all others are assumed to have no impact

Latency effects are ignored, i.e. perfect streaming mode

Exercise: Dense matrix-vector multiplication in DP (AVX)



do c = 1 , C do r = 1 , R y(r) = y(r) + A(r,c) * x(c)enddo do c = 1, C enddo tmp=x(c)Assume C = R ≈ 10,000 do r = 1 , R $y(r) = y(r) + A(r,c) \star tmp$ Applicable peak performance? enddo **Relevant data path?** enddo **Computational Intensity?**

- Vectorization strategy: 4-way inner loop unrolling
- One register holds tmp in each of its 4 entries ("broadcast")



Loop kernel requires/consume 3 AVX registers

(c) RRZE 2015





Intel Xeon E5 2695 v3 (Haswell-EP), 2.3 GHz, Core P_{peak} =18.4 GF/s, Caches: 32 KB / 256 KB / 34 MB PageSize: 2 MB; ifort V15.0.1.133; b_s = 32 Gbyte/s

DMVM (DP) – Single core data traffic analysis



(c) RRZE 2015 Node-Level Performance Engineering

DMVM (DP) – Reducing traffic by inner loop blocking





"1D blocking" for inner loop Blocking factor $R_h \leftarrow \rightarrow$ cache level do rb = 1 , R , R_{b} rbS = rb $rbE = min((rb+R_b-1), R)$ do c = 1, C do r = rbS , rbEy(r) = y(r) + A(r,c) * x(c)enddo

from L1/L2 cache





(c) RRZE 2015

DMVM data traffic visualization





y(:) may not fit into some cache → more traffic for lower level



do
$$rb = 1$$
, R, R_b
 $rbS = rb$
 $rbE = min((rb+R_b-1), R)$
do $c = 1$, C
do $r = rbS$, rbE
 $y(r)=y(r) + A(r,c) * x(c)$
enddo
enddo

y (rbS:rbE) may fit into some cache if R_b is small enough → traffic reduction

DMVM (DP) – OpenMP parallelization



```
!$omp parallel do reduction(+:y)
do c = 1 , C
    do r = 1 , R
        y(r) = y(r) + A(r,c) * x(c)
enddo ; enddo
!$omp end parallel do plain code
```

```
!$omp parallel do private(rbS,rbE) reduction(+:y)
do rb = 1 , R , R<sub>b</sub>
rbS = rb
rbE = min((rb+R<sub>b</sub>-1), R)
do c = 1 , C
do r = rbS , rbE
y(r) = y(r) + A(r,c) * x(c)
enddo ; enddo ; enddo
!$omp end parallel do blocked code
```

DMVM (DP) – OpenMP parallelization





(c) RRZE 2015

Typical code optimizations in the Roofline Model

- Hit the BW bottleneck by good serial code (e.g., Perl → Fortran)
- Increase intensity to make better use of BW bottleneck (e.g., loop blocking → see later)
- 3. Increase intensity and go from memory-bound to core-bound (e.g., temporal blocking)
- 4. Hit the core bottleneck by good serial code
 (e.g., -fno-alias → see later)
- Shift P_{max} by accessing additional hardware features or using a different algorithm/implementation (e.g., scalar → SIMD)





Shortcomings of the roofline model

- Saturation effects in multicore chips are not explained
 - Reason: "saturation assumption"
 - Cache line transfers and core execution do sometimes not overlap perfectly
 - It is not sufficient to measure single-core STREAM to make it work
 - Only increased "pressure" on the memory interface can saturate the bus
 → need more cores!
- In-cache performance is not correctly predicted
- The ECM performance model gives more insight:

G. Hager, J. Treibig, J. Habich, and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013). DOI: 10.1002/cpe.3180 Preprint: arXiv:1208.2908









Case study: Sparse Matrix Vector Multiplication



- Key ingredient in some matrix diagonalization algorithms
 - Lanczos, Davidson, Jacobi-Davidson
- Store only N_{nz} nonzero elements of matrix and RHS, LHS vectors with N_r (number of matrix rows) entries
- "Sparse": N_{nz} ~ N_r





For large problems, spMVM is inevitably memory-bound

Intra-socket saturation effect on modern multicores

- SpMVM is easily parallelizable in shared and distributed memory
- Data storage format is crucial for performance properties
 - Most useful general format on CPUs: Compressed Row Storage (CRS)
 - Depending on compute architecture





- **val**[] stores all the nonzeros (length
- **col idx**[] stores the column index of each nonzero (length N_{nz})
- row_ptr[] stores the starting index of each new row in **val**[] (length: N_r)





Strongly memory-bound for large data sets

Streaming, with partially indirect access:

```
!$OMP parallel do
do i = 1,Nr
do j = row_ptr(i), row_ptr(i+1) - 1
c(i) = c(i) + val(j) * b(col_idx(j))
enddo
enddo
!$OMP end parallel do
```

- Usually many spMVMs required to solve a problem
- Now let's look at some performance measurements...



- Strongly memory-bound for large data sets → saturating performance across cores on the chip
- Performance seems to depend on the matrix



Example: SpMVM node performance model



flops

byte

 Sparse MVM in double precision w/ CRS data storage:

do i = 1,
$$N_r$$

do j = row_ptr(i), row_ptr(i+1) - 1
 $C(i) = C(i) + val(j) * B(col_idx(j))$
enddo
enddo

 $+ 8\alpha + 16/N_{nzr}$

- DP CRS comp. intensity
 - α quantifies traffic for loading RHS
 - $\alpha = 0 \rightarrow \text{RHS}$ is in cache
 - $\alpha = 1/N_{nzr} \rightarrow RHS$ loaded once
 - $\alpha = 1 \rightarrow$ no cache
 - $\alpha > 1 \rightarrow$ Houston, we have a problem!
 - "Expected" performance = b_S x l_{CRS}
 - Determine α by measuring performance and actual memory traffic

 I_{CRS}^{DP}

Maximum memory BW may not be achieved with spMVM

Determine RHS traffic



$$I_{CRS}^{DP} = \frac{2}{8+4+8\alpha+16/N_{nzr}} \frac{\text{flops}}{\text{byte}} = \frac{N_{nz} \cdot 2 \text{ flops}}{V_{meas}}$$

 V_{meas} is the measured overall memory data traffic (using, e.g., likwidperfctr)

Solve for
$$\alpha$$
:
 $\alpha = \frac{1}{4} \left(\frac{V_{meas}}{N_{nz} \cdot 2 \text{ bytes}} - 6 - \frac{8}{N_{nzr}} \right)$

Example: kkt_power matrix from the UoF collection on one Intel SNB socket

•
$$N_{nz} = 14.6 \cdot 10^6$$
, $N_{nzr} = 7.1$

- $V_{meas} \approx 258 \text{ MB}$
- $\rightarrow \alpha = 0.43, \alpha N_{nzr} = 3.1$
- → RHS is loaded 3.1 times from memory
- and:

$$\frac{I_{CRS}^{DP}(1/N_{nzr})}{I_{CRS}^{DP}(\alpha)} = 1.15$$

15% extra traffic → optimization potential!



Now back to the start...





• $b_S = 39 \, \text{GB/s}$

$$B_c^{min} = 6 \,\mathrm{B/F}$$

Maximum spMVM performance:

$$P_{max} = 6.5 \, \mathrm{GF/s}$$

- → DLR1 causes minimum code balance!
- sAMG matrix code balance:

$$B_c \le \frac{b_S}{4.5 \text{ GF/s}} = 8.7 \text{ B/F}$$

- Why is this only an upper limit?
- What is the next step?
- Could we have predicted this qualitative difference?



"DLR1" (A. Basermann, DLR)

Adjoint problem computation (turbulent transonic flow over a wing) with the TAU CFD system of the German Aerospace Center (DLR) Avg. non-zeros/row ~150



"sAMG" (K. Stüben, FhG-SCAI)

Matrix from FhG's adaptive multigrid code sAMG for the irregular discretization of a Poisson problem on a car geometry. Avg. non-zeros/row ~ 7






- Conclusion from Roofline analysis
 - The roofline model does not "work" for spMVM due to the RHS traffic uncertainties
 - We have "turned the model around" and measured the actual memory traffic to determine the RHS overhead
 - Result indicates:
 - 1. how much actual traffic the RHS generates
 - 2. how efficient the RHS access is (compare BW with max. BW)
 - 3. how much optimization potential we have with matrix reordering

 Consequence: Modeling is not always 100% predictive. It's all about *learning more* about performance properties!



Case study: A Jacobi smoother

The basics in two dimensions

Layer conditions Optimization by spatial blocking



- Basically it is a sparse matrix vector multiply (spMVM) embedded in an iterative scheme (outer loop)
- but the regular access structure allows for matrix free coding

do iter = 1, max_iterations

Perform sweep over regular grid: $y(:) \leftarrow x(:)$

Swap y
$$\leftrightarrow$$
 x



enddo

Complexity of implementation and performance depends on

- stencil operator, e.g. Jacobi-type, Gauss-Seidel-type, …
- spatial extent, e.g. 7-pt or 25-pt in 3D,...





Appropriate performance metric: "Lattice Updates per second" [LUP/s] (here: Multiply by 4 FLOP/LUP to get FLOP/s rate)





Jacobi 5-pt stencil in 2D: Single core performance





(c) RRZE 2015



Case study: A Jacobi smoother

The basics in two dimensions Layer conditions Optimization by spatial blocking







Worst case: Cache not large enough to hold 3 layers (rows) of grid (+assume "Least Recently Used" replacement strategy)



(c) RRZE 2015

Analyzing the data flow



Reduce inner (j-) loop dimension successively



x(0:**jmax1**+1,0:kmax+1)

Best case: 3 "layers" of grid fit into the cache!



Г

x(0:**jmax2**+1,0:kmax+1)

(c) RRZE 2015





Layer condition:

- Does not depend on outer loop length (kmax)
- No strict guideline (cache associativity data traffic for y not included)
- Needs to be adapted for other stencils (e.g., 3D 7-pt stencil)

Analyzing the data flow: Layer condition (2D 5-pt Jacobi)





- Establish layer condition for all domain sizes
- Idea: Spatial blocking
 - Reuse elements of x () as long as they stay in cache
 - Sweep can be executed in any order, e.g. compute blocks in j-direction

```
→ "Spatial Blocking" of j-loop:
```

enddo

enddo enddo

```
New layer condition (blocking)
3 * jblock * 8B < CacheSize/2
```

→Determine for given CacheSize an appropriate jblock value:

jblock < CacheSize / 48 B

Establish the layer condition by blocking



Split up						
domain into						
subblocks:						
o a block						
size = 5						
0120 - 0						

(c) RRZE 2015

Establish the layer condition by blocking





(c) RRZE 2015

Establish layer condition by spatial blocking





(c) RRZE 2015

Layer condition & spatial blocking: Memory code balance





(c) RRZE 2015

Jacobi Stencil – OpenMP parallelization





"Layer condition": nthreads * 3 *imax * 8B < CS/2





(c) RRZE 2015



- We have made sense of the memory-bound performance vs. problem size
 - "Layer conditions" lead to predictions of code balance
 - "What part of the data comes from where" is a crucial question
 - The model works only if the bandwidth is "saturated"
 - In-cache modeling is more involved
- Avoiding slow data paths == re-establishing the most favorable layer condition
- Improved code showed the speedup predicted by the model
- Optimal blocking factor can be estimated
 - Be guided by the cache size the layer condition
 - No need for exhaustive scan of "optimization space"
- Food for thought
 - Multi-dimensional loop blocking would it make sense?
 - Can we choose a "better" OpenMP loop schedule?
 - What would change if we parallelized inner loops?



Coding for SingleInstructionMultipleData processing



- Single Instruction Multiple Data (SIMD) operations allow the concurrent execution of the same operation on "wide" registers.
- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit \rightarrow 2 double precision floating point operands
 - AVX: register width = 256 Bit \rightarrow 4 double precision floating point operands
- Adding two registers holding double precision floating point operands





To enable specific SIMD extensions use the –x option:

```
    -xSSE2 vectorize for SSE2 capable machines
    Available SIMD extensions:
    SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX
```

-xAVX on Sandy Bridge processors

Recommended option:

-xHost will optimize for the architecture you compile on

On AMD Opteron: use plain –o3 as the –x options may involve CPU type checks.





Controlling non-temporal stores (part of the SIMD extensions)

-opt-streaming-stores always|auto|never

- **always** use NT stores, assume application is memory bound (use with caution!)
- auto compiler decides when to use NT stores
- **never** do not use NT stores unless activated by source code directive



- Fine-grained control of loop vectorization
- Use !DEC\$ (Fortran) or #pragma (C/C++) sentinel to start a compiler directive
- #pragma vector always vectorize even if it seems inefficient (hint!)
- #pragma novector do not vectorize even if possible
- #pragma vector nontemporal use NT stores when allowed (i.e. alignment conditions are met)
- #pragma vector aligned specifies that all array accesses are aligned to 16-byte boundaries (DANGEROUS! You must not lie about this!)

- Since Intel Compiler 12.0 the simd pragma is available
- #pragma simd enforces vectorization where the other pragmas fail
- Prerequesites:
 - Countable loop
 - Innermost loop
 - Must conform to for-loop style of OpenMP worksharing constructs
- There are additional clauses: reduction, vectorlength, private
- Refer to the compiler manual for further details

```
#pragma simd reduction(+:x)
for (int i=0; i<n; i++) {
    x = x + A[i];
}</pre>
```

 NOTE: Using the #pragma simd the compiler may generate incorrect code if the loop violates the vectorization rules!



Alignment issues

 Alignment of arrays with SSE (AVX) should be on 16-byte (32-byte) boundaries to allow packed aligned loads and NT stores (for Intel processors)

• AMD has a scalar nontemporal store instruction

- Otherwise the compiler will revert to unaligned loads and not use NT stores – even if you say vector nontemporal
- Modern x86 CPUs have less (not zero) impact for misaligned LD/ST, but Xeon Phi relies heavily on it!
- How is manual alignment accomplished?
- Dynamic allocation of aligned memory (align = alignment boundary):

```
#define _XOPEN_SOURCE 600
#include <stdlib.h>
```



Reading x86 assembly code and exploiting SIMD parallelism

Understanding SIMD execution by inspecting assembly code SIMD vectorization how-to Intel compiler options and features for SIMD



Why check the assembly code?

- Sometimes the only way to make sure the compiler "did the right thing"
 - Example: "LOOP WAS VECTORIZED" message is printed, but Loads & Stores may still be scalar!
- Get the assembler code (Intel compiler): icc -S -masm=intel -O3 -xHost triad.c -o a.out
- Disassemble Executable:

objdump -d ./a.out | less

The x86 ISA is documented in:

Intel Software Development Manual (SDM) 2A and 2B AMD64 Architecture Programmer's Manual Vol. 1-5

Basics of the x86-64 ISA



- Instructions have 0 to 4 operands
- Operands can be registers, memory references or immediates
- Opcodes (binary representation of instructions) vary from 1 to 17 bytes
- There are two syntax forms: Intel (left) and AT&T (right)
- Addressing Mode: BASE + INDEX * SCALE + DISPLACEMENT
- C: A[i] equivalent to * (A+i) (a pointer has a type: A+i*8)

<pre>movaps [rdi + rax*8+48], xmm3 add rax, 8 js 1b</pre>	movaps%xmm4, 48(%rdi,%rax,8)addq\$8, %raxjsB1.4
401b9f: 0f 29 5c c7 30 movaps 401ba4: 48 83 c0 08 add 401ba8: 78 a6 js	<pre>\$ %xmm3,0x30(%rdi,%rax,8) \$0x8,%rax 401b50 <triad_asm+0x4b></triad_asm+0x4b></pre>



```
16 general Purpose Registers (64bit):
rax, rbx, rcx, rdx, rsi, rdi, rsp, rbp, r8-r15
alias with eight 32 bit register set:
eax, ebx, ecx, edx, esi, edi, esp, ebp
```

Floating Point SIMD Registers:

xmm0-xmm15	SSE (128bit)	alias with 256-bit registers
ymm0-ymm15	AVX (256bit)	

SIMD instructions are distinguished by: AVX (VEX) prefix: v

Operation:	mul, add, mov
Modifier:	nontemporal (nt) , unaligned (u), aligned (a), high (h)
Width:	scalar (s), packed (p)
Data type:	single (s), double (d)



```
for (int i = 0; i < length; i++) {
     A[i] = B[i] + D[i] * C[i];
}</pre>
```

To get object code use objdump -d on object file or executable or compile with -S

Assembly code (-O1):

	LBBO 3			B1.6:					.L4:			
	 movsd	xmm0, [rdx]		movsd	, xmm0	[r12+ra	ax*8]		movsd	xmm0	,[rbx+ra	ax]
	mulsd	xmm0, [rcx]		mulsd	, xmm0	[r13+ra	ax*8]		mulsd	xmm0	,[r12+ra	ax]
	addsd	xmm0, [rsi]		addsd	, xmm0	[r14+ra	ax*8]		addsd	xmm0	,[r13+0-	Frax]
(])	movsd	[rax], xmm0		movsd	[r15+1	rax*8],	xmm0		movsd	[rbp	+0+rax]	, xmm0
ANC.	add	rsi, 8	ပ္ပ	inc	rax			CC CC	add ra	1 x, 8		
С С	add	rdx, 8		cmp	rax,	rbx		C	cmp ra	ux, r	14	
	add	rcx, 8		jl	B1.0	6			jne .I	.4		
	add	rax, 8										
	dec	edi										
	jne	LBB0_3										
	I	—		7 instru iteratior	ctions 1	per loop						
				iteration	1							

Case Study: Vector Triad (DP) –O3 (Intel compiler)



.0.

..B1.19:

movsd	, xmm0	[r15+rsi*8]
movsd	, xmm3	[16+r15+rsi*8]
movsd	, xmm5	[32+r15+rsi*8]
movsd	, xmm7	[48+r15+rsi*8]
movhpd	, xmm0	[8+r15+rsi*8]
movhpd	, xmm3	[24+r15+rsi*8]
movhpd	, xmm5	[40+r15+rsi*8]
movhpd	, xmm7	[56+r15+rsi*8]
mulpd	, xmm0	[r14+rsi*8]
mulpd	, xmm3	[16+r14+rsi*8]
mulpd	, xmm5	[32+r14+rsi*8]
mulpd	, xmm7	[48+r14+rsi*8]
movsd	, xmm2	[r13+rsi*8]
movsd	, xmm4	[16+r13+rsi*8]
movsd	, xmm6	[32+r13+rsi*8]
movsd	, xmm8	[48+r13+rsi*8]
movhpd	, xmm2	[8+r13+rsi*8]
movhpd	, xmm4	[24+r13+rsi*8]
movhpd	, xmm6	[40+r13+rsi*8]
movhpd	, xmm8	[56+r13+rsi*8]

addpd	xmm2, xmm0
addpd	xmm4, xmm3
addpd	xmm6, xmm5
addpd	xmm8, xmm7
movaps	[rdx+rsi*8], xmm2
movaps	[16+rdx+rsi*8], xmm4
movaps	[32+rdx+rsi*8], xmm6
movaps	[48+rdx+rsi*8], xmm8
add	rsi, 8
cmp	rsi, r9
jb	B1.19

3.86 instructions per loop iteration

(c) RRZE 2015

Case Study: Vector Triad (DP) –O3 –xHost

..B1.15:

```
vmovupd
         xmm2, [r15+rsi*8]
         xmm10, [32+r15+rsi*8]
vmovupd
                                         vmovupd [r13+rsi*8], vmm8
         xmm3, [rdx+rsi*8]
vmovupd
                                         vmovupd [32+r13+rsi*8], ymm0
vmovupd xmm11, [32+rdx+rsi*8]
vmovupd xmm0, [r14+rsi*8]
vmovupd xmm9, [32+r14+rsi*8]
vinsertf128 ymm4, ymm2, [16+r15+rsi*8], 1
vinsertf128 ymm12, ymm10, [48+r15+rsi*8],1
vinsertf128 ymm5, ymm3,[16+rdx+rsi*8], 1 vmulpd
vinsertf128 ymm13, ymm11, [48+rdx+rsi*8],1
vmulpd ymm7, ymm4, ymm5
vmulpd ymm15, ymm12, ymm13
vmovupd xmm4, [64+rdx+rsi*8]
vmovupd
         xmm12, [96+rdx+rsi*8]
        xmm3, [64+r15+rsi*8]
vmovupd
vmovupd xmm11, [96+r15+rsi*8]
vmovupd xmm2, [64+r14+rsi*8]
vmovupd xmm10, [96+r14+rsi*8]
vinsertf128 ymm14, ymm9, [48+r14+rsi*8], 1
vinsertf128 ymm6, ymm0, [16+r14+rsi*8], 1
vaddpd ymm8, ymm6, ymm7
vaddpd
        vmm0, vmm14, vmm15
```



```
vinsertf128 ymm5, ymm3, [80+r15+rsi*8], 1
vinsertf128 ymm13,ymm11,[112+r15+rsi*8], 1
vinsertf128 ymm6, ymm4, [80+rdx+rsi*8], 1
vinsertf128 ymm14,ymm12,[112+rdx+rsi*8], 1
vmulpd
         ymm8, ymm5, ymm6
         ymm0, ymm13, ymm14
vinsertf128 ymm7, ymm2, [80+r14+rsi*8], 1
vinsertf128 ymm15,ymm10,[112+r14+rsi*8], 1
vaddpd
          ymm9, ymm7, ymm8
         ymm2, ymm15, ymm0
vaddpd
vmovupd [64+r13+rsi*8], ymm9
vmovupd [96+r13+rsi*8], ymm2
add
          rsi, 16
          rsi, r9
cmp
          ..B1.15
jb
```

2.44 instructions per loop iteration

Benefit of SIMD limited by *serial* fraction!

Case Study: Vector Triad (DP) –O3 –xHost #pragma vector aligned

SCA



74

..B1.7:

movaps	xmm0, [r13+rcx*8]
movaps	xmm2, [16+r13+rcx*8]
movaps	xmm3, [32+r13+rcx*8]
movaps	xmm4, [48+r13+rcx*8]
mulpd	<pre>xmm0, [rbp+rcx*8]</pre>
mulpd	<pre>xmm2, [16+rbp+rcx*8]</pre>
mulpd	xmm3, [32+rbp+rcx*8]
mulpd	xmm4, [48+rbp+rcx*8]
addpd	<pre>xmm0, [r12+rcx*8]</pre>
addpd	<pre>xmm2, [16+r12+rcx*8]</pre>
addpd	xmm3, [32+r12+rcx*8]
addpd	xmm4, [48+r12+rcx*8]
movaps	[r15+rcx*8],
movaps	[16+r15+rcx*8], xmm2
movaps	[32+r15+rcx*8], xmm3
movaps	[48+r15+rcx*8], xmm4
add	rcx, 8
cmp	rcx, rsi
jb	B1.7

2.38 instructions per **loop iteration**

B1.7:	
vmovupd	ymm0, [r15+rcx*8]
vmovupd	ymm4, [32+r15+rcx*8]
vmovupd	ymm7, [64+r15+rcx*8]
vmovupd	<pre>ymm10,[96+r15+rcx*8]</pre>
vmulpd	<pre>ymm2, ymm0, [rdx+rcx*8]</pre>
vmulpd	<pre>ymm5, ymm4, [32+rdx+rcx*8]</pre>
vmulpd	<pre>ymm8, ymm7, [64+rdx+rcx*8]</pre>
vmulpd	<pre>ymm11, ymm10, [96+rdx+rcx*8]</pre>
vaddpd	<pre>ymm3, ymm2, [r14+rcx*8]</pre>
vaddpd	<pre>ymm6, ymm5, [32+r14+rcx*8]</pre>
vaddpd	<pre>ymm9, ymm8, [64+r14+rcx*8]</pre>
vaddpd	<pre>ymm12, ymm11, [96+r14+rcx*8]</pre>
vmovupd	[r13+rcx*8], ymm3
vmovupd	[32+r13+rcx*8], ymm6
vmovupd	[64+r13+rcx*8], ymm9
vmovupd	[96+r13+rcx*8], ymm12
add	rcx, 16
cmp	rcx, rsi
jb	B1.7

1.19 instructions per loop iteration

Case Study: Vector Triad (DP) -O3 -xHost #pragma vector aligned on Haswell-EP



..B1.7:

vmovupd	ymm2,	[r15+rcx*8]	
vmovupd	ymm4,	[32+r15+rcx*8] 7	
vmovupd	ymm6,	[64+r15+rcx*8]	
vmovupd	ymm8,	[96+r15+rcx*8]	
vmovupd	ymm0,	[rdx+rcx*8]	
vmovupd	ymm3,	[32+rdx+rcx*8]	
vmovupd	ymm5,	[64+rdx+rcx*8]	
vmovupd	ymm7,	[96+rdx+rcx*8]	
vfmadd213	pd ymm2	2, ymm0, [r14+rcx*8]	
vfmadd213	<mark>pd ymm4</mark>	1, ymm3, [32+r14+rcx*8]	
vfmadd213	<mark>pd ymm6</mark>	5, ymm5, [64+r14+rcx*8]	
vfmadd213	<mark>pd ymm</mark> 8	3, ymm7, [96+r14+rcx*8]	
vmovupd	[r13+r	cx*8], ymm2	
vmovupd	[32+r1	[3+rcx*8], ymm4	
vmovupd	[64+r1	L3+rcx*8], ymm6	
vmovupd	[96+r1	[3+rcx*8], ymm8	2
add	rcx, 1	-	
cmp	rcx, r	rsi	
jb	B1.7	7	

On X86 ISA instruction are converted to so-called µops (elementary ops like load, add, mult). For performance the number of µops is important.

23 uops vs. 27 µops (AVX)

1.19 instructions per loop iteration
FF2=

Analysis performed for Haswell-EP

Throughput for arithmetic instructions:

Instruction mix	Execution time
1 ADD	1 cy
2 ADD	2 cy
1 MUL	1 cy
2 MUL	1 cy
1 ADD + 1 MUL	1 cy
2 FMA	1 cy

Throughput for loads and stores:

Instruction mix	Execution time	
1 LOAD	1 cy	
1 STORE	2 cy	
1 LOAD and 1 STORE	1 cy	
2 LOADs and 1 STORE	1 cy	

- Throughput performance for steady state optimal execution
- Instruction throughput for scalar or SIMD instructions
- Load/Store units on Haswell are 32 byte wide. Was 16 bytes on previous Intel architectures.



SIMD influences instruction execution in the core – other runtime contributions stay the same!

AVX example:



Comparing total execution time:



Total runtime with data loaded from memory:

Scalar 48SSE42AVX39

SIMD only effective if runtime is dominated by instructions execution!

(c) RRZE 2015

Alternatives:

- The compiler does it for you (but: aliasing, alignment, language)
- Compiler directives (pragmas)
- Alternative programming models for compute kernels (OpenCL, ispc)
- Intrinsics (restricted to C/C++)
- Implement directly in assembler

To use intrinsics the following headers are available:

- xmmintrin.h (SSE)
- pmmintrin.h (SSE2)
- immintrin.h (AVX)
- x86intrin.h (all extensions)





- 1. Countable
- 2. Single entry and single exit
- 3. Straight line code
- 4. No function calls (exception intrinsic math functions)

Better performance with:

- 1. Simple inner loops with unit stride
- 2. Minimize indirect addressing
- 3. Align data structures (SSE 16 bytes, AVX 32 bytes)
- 4. In C use the restrict keyword for pointers to rule out aliasing

Obstacles for vectorization:

- 1. Non-contiguous memory access
- 2. Data dependencies



Efficient parallel programming on ccNUMA nodes

Performance characteristics of ccNUMA nodes First touch placement policy

ccNUMA:

- Whole memory is transparently accessible by all processors
- but physically distributed
- with varying bandwidth and latency
- and potential contention (shared memory paths)
- How do we make sure that memory access is always as "local" and "distributed" as possible?



 Page placement is implemented in units of OS pages (often 4kB, possibly more)



2 chips, 2 sockets, 11 cores per ccNUMA domain (CoD mode)
 ccNUMA map: Bandwidth penalties for remote access

- Run 11 threads per ccNUMA domain (half chip)
- Place memory in different domain \rightarrow 4x4 combinations
- STREAM copy benchmark using standard stores



Memory node

Intel Broadwell EP node

Node-Level Performance Engineering



numactl as a simple ccNUMA locality tool : How do we enforce some locality of access?

numact1 can influence the way a binary maps its memory pages:

```
numactl --membind=<nodes> a.out  # map pages only on <nodes>
    --preferred=<node> a.out  # map pages on <node>
    # and others if <node> is full
    --interleave=<nodes> a.out  # map pages round robin across
    # all <nodes>
```

Examples:

```
for m in `seq 0 3`; do
    for c in `seq 0 3`; do
    env OMP_NUM_THREADS=8 \
        numactl --membind=$m --cpunodebind=$c ./stream
    enddo
enddo
```

But what is the default without numactl?



Memory not

mapped here yet

Golden Rule" of ccNUMA:

A memory page gets mapped into the local memory of the processor that first touches it!

- Except if there is not enough local memory available
- This might be a problem, see later
- Caveat: "touch" means "write", not "allocate"
- Example:

double *huge = (double*)malloc(N*sizeof(double));



It is sufficient to touch a single item to map the entire page

Coding for ccNUMA data locality



Most simple case: explicit initialization



Coding for ccNUMA data locality



 Sometimes initialization is not so obvious: I/O cannot be easily parallelized, so "localize" arrays before I/O



Node-Level Performance Engineering

Coding for Data Locality



- Required condition: OpenMP loop schedule of initialization must be the same as in all computational loops
 - Only choice: static! Specify explicitly on all NUMA-sensitive loops, just to be sure...
 - Imposes some constraints on possible optimizations (e.g. load balancing)
 - Presupposes that all worksharing loops with the same loop length have the same thread-chunk mapping
 - If dynamic scheduling/tasking is unavoidable, more advanced methods may be in order
 - See below

How about global objects?

- Better not use them
- If communication vs. computation is favorable, might consider properly placed copies of global data
- C++: Arrays of objects and std::vector<> are by default initialized sequentially
 - STL allocators provide an elegant solution

Coding for Data Locality:

Placement of static arrays or arrays of objects

Don't forget that constructors tend to touch the data members of an object. Example:

```
class D {
  double d;
public:
  D(double d=0.0) throw() : d(d) {}
  inline D operator+(const D& o) throw() {
    return D(d+o.d);
  }
  inline D operator*(const D& o) throw() {
    return D(d*o.d);
  }
};
                \rightarrow placement problem with
                  D* array = new D[1000000];
```

tional



 Placement of objects is then done automatically by the C++ runtime via "placement new"

Coding for Data Locality:

NUMA allocator for parallel first touch in **std::vector**<>



```
template <class T> class NUMA Allocator {
public:
  T* allocate(size_type numObjects, const void
               *localityHint=0) {
    size type ofs,len = numObjects * sizeof(T);
    void *m = malloc(len);
    char *p = static cast<char*>(m);
    int i,pages = len >> PAGE BITS;
#pragma omp parallel for schedule(static) private(ofs)
    for(i=0; i<pages; ++i) {</pre>
      ofs = static cast<size t>(i) << PAGE BITS;</pre>
      p[ofs]=0;
    }
    return static cast<pointer>(m);
};
           Application:
```

vector<double,NUMA_Allocator<double> > x(1000000)



- If your code is cache-bound, you might not notice any locality problems
- Otherwise, bad locality limits scalability at very low CPU numbers (whenever a node boundary is crossed)
 - If the code makes good use of the memory interface
 - But there may also be a general problem in your code...
- Running with numactl --interleave might give you a hint
 - See later
- Consider using performance counters
 - LIKWID-perfctr can be used to measure nonlocal memory accesses
 - Example for Intel Westmere dual-socket system (Core i7, hex-core):

env OMP_NUM_THREADS=12 likwid-perfctr -g MEM -C N:0-11 ./a.out

Using performance counters for diagnosing bad ccNUMA access locality



Intel Westmere EP node (2x6 cores):



If all fails...



- Even if all placement rules have been carefully observed, you may still see nonlocal memory traffic. Reasons?
 - Program has erratic access patters → may still achieve some access parallelism (see later)
 - OS has filled memory with buffer cache data:

numactl --hardware # idle node! available: 2 nodes (0-1) node 0 size: 2047 MB node 0 free: 906 MB node 1 size: 1935 MB node 1 free: 1798 MB

top - 14:18:25 up 92 days, 6:07, 2 users, load average: 0.00, 0.02, 0.00 Mem: 4065564k total, 1149400k used, 2716164k free, 43388k buffers Swap: 2104504k total, 2656k used, 2101848k free, 1038412k cached

ccNUMA problems beyond first touch: Buffer cache

OS uses part of main memory for disk buffer (FS) cache

- If FS cache fills part of memory, apps will probably allocate from foreign domains
- non-local access!
- "sync" is not sufficient to drop buffer cache blocks



Remedies

- Drop FS cache pages after user job has run (admin's job)
 - seems to be automatic after aprun has finished on Crays
- User can run "sweeper" code that allocates and touches all physical memory before starting the real application
- numactl tool or aprun can force local allocation (where applicable)
- Linux: There is no way to limit the buffer cache size in standard kernels





DLR1 matrix on 2x 8-core Sandy Bridge node



Node-Level Performance Engineering

The curse and blessing of interleaved placement: *OpenMP STREAM on a Cray XE6 Interlagos node*



- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



Node-Level Performance Engineering



- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



FFBE

Identify the problem

- Is ccNUMA an issue in your code?
- Simple test: run with numactl --interleave

Apply first-touch placement

- Look at initialization loops
- Consider loop lengths and static scheduling
- C++ and global/static objects may require special care

If dynamic scheduling cannot be avoided

Distribute the data anyway, just do not use sequential placement!

 Not shown here: OS file buffer cache may impact proper placement



OpenMP performance issues on multicore

Barrier synchronization overhead Topology dependence



OpenMP work sharing in the benchmark loop

```
double precision, dimension(:), allocatable :: A,B,C,D
```

```
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
!$OMP PARALLEL private(i,j)
do j=1,NITER
!$OMP DO
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
                           Implicit barrier
!SOMP END DO
  if(.something.that.is.never.true.) then
    call dummy (A, B, C, D)
  endif
enddo
!$OMP END PARALLEL
```

OpenMP vector triad on Sandy Bridge sockets (3 GHz)





(c) RRZE 2015

Node-Level Performance Engineering



!\$OMP PARALLEL ...

\$0MP BARRIER

!\$OMP DO

•••

!\$OMP ENDDO !\$OMP END PARALLEL Threads are synchronized at **explicit** AND **implicit** barriers. These are a main source of overhead in OpenMP progams.

Determine costs via modified OpenMP Microbenchmarks testcase (epcc)

On x86 systems there is no hardware support for synchronization!

- Next slides: Test OpenMP Barrier performance...
- for different compilers
- and different topologies:
 - shared cache
 - shared socket
 - between sockets
- and different thread counts
 - 2 threads
 - full domain (chip, socket, node)

Thread synchronization overhead on SandyBridge-EP *Barrier overhead in CPU cycles*



2 Threads	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Shared L3	384	5242	4616
SMT threads	2509	3726	3399
Other socket	1375	5959	4909





Full domain	Intel 13.1.0	GCC 4.7.0	GCC 4.6.1
Socket	1497	14546	14418
Node	3401	34667	29788
Node +SMT	6881	59038	58898

Thread synchronization overhead on Intel Xeon Phi

Barrier overhead in CPU cycles



Still the pain may be much larger, as more work can be done in one cycle on Phi compared to a full Sandy Bridge node

3.75x cores (16 vs 60) on Phi 2x more operations per cycle on Phi

 \rightarrow 2 · 3.75 = 7.5x more work done on Xeon Phi per cycle

2.7x more barrier penalty (cycles) on Phi

 \rightarrow One barrier causes 2.7 \cdot 7.5 \approx 20x more pain \odot .



Pattern-driven Performance Engineering

Basics of Benchmarking Performance Patterns Signatures

- 1. Define relevant test cases
- 2. Establish a sensible performance metric
- 3. Acquire a runtime profile (sequential)
- 4. Identify hot kernels (Hopefully there are any!)
- 5. Carry out optimization process for each kernel



- Understand observed performance
- Learn about code characteristics and machine capabilities
- Deliberately decide on optimizations





Preparation

- Reliable timing (minimum time which can be measured?)
- Document code generation (flags, compiler version)
- Get access to an exclusive system
- System state (clock speed, turbo mode, memory, caches)
- Consider to automate runs with a script (shell, python, perl)

Doing

- Affinity control
- Check: Is the result reasonable?
- Is result deterministic and reproducible?
- Statistics: Mean, Best ?
- Basic variants: Thread count, affinity, working set size



Thinking in bottlenecks



- A bottleneck is a performance limiting setting
- Microarchitectures expose numerous bottlenecks

Observation 1: Most applications face a single bottleneck at a time!

Observation 2: There is a limited number of relevant bottlenecks!





Step 1 Analysis: Understanding observed performance

Performance Engineering Process: Modeling





Step 2 Formulate Model: Validate pattern and get quantitative insight

Performance Engineering Process: Optimization





Step 3 Optimization: Improve utilization of available resources


1. Maximum resource utilization (computing at a bottleneck)

2. Hazards (something "goes wrong")

3. Work related (too much work or too inefficiently done)

Patterns (I): Bottlenecks & hazards



Pattern		Performance behavior	Metric signature, LIKWID performance group(s)
Bandwidth saturation		Saturating speedup across cores sharing a data path	Bandwidth meets BW of suitable streaming benchmark (MEM, L3)
ALU saturation		Throughput at design limit(s)	Good (low) CPI, integral ratio of cycles to specific instruction count(s) (FLOPS_*, DATA, CPI)
Inefficient data access	Excess data volume Latency-bound access	spMVM RHS access Simple bandwidth performance model much too optimistic	Low BW utilization / Low cache hit ratio, frequent CL evicts or replacements (CACHE, DATA, MEM)
Micro-architectural anomalies		Large discrepancy from simple performance model based on LD/ST and arithmetic throughput	Relevant events are very hardware-specific, e.g., memory aliasing stalls, conflict misses, unaligned LD/ST, requeue events

Patterns (II): Hazards



Pattern	Performance behavior	Metric signature, LIKWID performance group(s)
False sharing of cache lines	Large discrepancy from performance model in parallel case, bad scalability	Frequent (remote) CL evicts (CACHE)
No parallel initialization Bad ccNUMA page placement	Bad or no scaling across NUMA domains, performance improves with interleaved page placement	Unbalanced bandwidth on memory interfaces / High remote traffic (MEM)
In-L1 sum w/o unrolling Pipelining issues	In-core throughput far from design limit, performance insensitive to data set size	(Large) integral ratio of cycles to specific instruction count(s), bad (high) CPI (FLOPS_*, DATA, CPI)
Control flow issues	See above	High branch rate and branch miss ratio (BRANCH)

Patterns (III): Work-related



Pattern		Performance behavior	Metric signature, LIKWID performance group(s)
Load imbalance / serial fraction		Saturating/sub-linear speedup	Different amount of "work" on the cores (FLOPS_*); note that instruction count is not reliable!
L1 OpenMP vector triad Synchronization overhead		Speedup going down as more cores are added / No speedup with small problem sizes / Cores busy but low FP performance	Large non-FP instruction count (growing with number of cores used) / Low CPI (FLOPS_*, CPI)
Instruction overhead		Low application performance, good scaling across cores, performance insensitive to problem size	Low CPI near theoretical limit / Large non-FP instruction count (constant vs. number of cores) (FLOPS_*, DATA, CPI)
Code composition	Expensive instructions	Similar to instruction overhead	Many cycles per instruction (CPI) if the problem is large-latency arithmetic
	Ineffective instructions		Scalar instructions dominating in data-parallel loops (FLOPS_*, CPI)

Node-Level Performance Engineering

Patterns conclusion



- Pattern signature = performance behavior + hardware metrics
- Patterns are applies hotspot (loop) by hotspot
- Patterns map to typical execution bottlenecks
- Patterns are extremely helpful in classifying performance issues
 - The first pattern is always a hypothesis
 - Validation by tanking data (more performance behavior, HW metrics)
 - Refinement or change of pattern
- Performance models are crucial for most patterns
 - Model follows from pattern

Tutorial conclusion

- Multicore architecture == multiple complexities
 - Affinity matters \rightarrow pinning/binding is essential
 - Bandwidth bottlenecks \rightarrow inefficiency is often made on the chip level
 - Topology dependence of performance features → know your hardware!

Put cores to good use

- Bandwidth bottlenecks \rightarrow surplus cores \rightarrow functional parallelism!?
- Shared caches → fast communication/synchronization → better implementations/algorithms?

Simple modeling techniques and patterns help us

- ... understand the limits of our code on the given hardware
- ... identify optimization opportunities
- I learn more, especially when they do not work!

Simple tools get you 95% of the way

e.g., with the LIKWID tool suite

Node-Level Performance Engineering







Moritz Kreutzer Markus Wittmann Thomas Zeiser Michael Meier Holger Stengel Thomas Röhl Faisal Shahzad Salah Saleh







Bundesministerium für Bildung und Forschung

THANK YOU.

(c) RRZE 2015

Presenter Biographies

Georg Hager holds a PhD in computational physics from the University of Greifswald. He is a senior research scientist in the HPC group at Erlangen Regional Computing Center (RRZE). Recent research includes architecture-specific optimization for current microprocessors, performance modeling on processor and system levels, and the efficient use of hybrid parallel systems. His textbook "Introduction to High Performance Computing for Scientists and Engineers" is required or recommended reading in many HPC-related courses around the world. See his blog at http://blogs.fau.de/hager for current activities, publications, and talks.

Jan Eitzinger (formerly Treibig) holds a PhD in Computer Science from the University of Erlangen. He is now a postdoctoral researcher in the HPC Services group at Erlangen Regional Computing Center (RRZE). His current research revolves around architecture-specific and low-level optimization for current processor architectures, performance modeling on processor and system levels, and programming tools. He is the developer of LIKWID, a collection of lightweight performance tools. In his daily work he is involved in all aspects of user support in High Performance Computing: training, code parallelization, profiling and optimization, and the evaluation of novel computer architectures.

Gerhard Wellein holds a PhD in solid state physics from the University of Bayreuth and is a professor at the Department for Computer Science at the University of Erlangen. He leads the HPC group at Erlangen Regional Computing Center (RRZE) and has more than ten years of experience in teaching HPC techniques to students and scientists from computational science and engineering programs. His research interests include solving large sparse eigenvalue problems, novel parallelization approaches, performance modeling, and architecture-specific optimization.







Node-Level Performance Engineering

Abstract



- SC14 tutorial: Node-Level Performance Engineering
- Presenter(s): Georg Hager, Jan Treibig, Gerhard Wellein

ABSTRACT:

The advent of multi- and manycore chips has led to a further opening of the gap between peak and application performance for many scientific codes. This trend is accelerating as we move from petascale to exascale. Paradoxically, bad node-level performance helps to "efficiently" scale to massive parallelism, but at the price of increased overall time to solution. If the user cares about time to solution on any scale, optimal performance on the node level is often the key factor. We convey the architectural features of current processor chips, multiprocessor nodes, and accelerators, as far as they are relevant for the practitioner. Peculiarities like SIMD vectorization, shared vs. separate caches, bandwidth bottlenecks, and ccNUMA characteristics are introduced, and the influence of system topology and affinity on the performance of typical parallel programming constructs is demonstrated. Performance engineering and performance patterns are suggested as powerful tools that help the user understand the bottlenecks at hand and to assess the impact of possible code optimizations. A cornerstone of these concepts is the roofline model, which is described in detail, including useful case studies, limits of its applicability, and possible refinements.

References



Books:

 G. Hager and G. Wellein: Introduction to High Performance Computing for Scientists and Engineers. CRC Computational Science Series, 2010. ISBN 978-1439811924

Papers:

- H. Stengel, J. Treibig, G. Hager, and G. Wellein: Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model. Proc. ICS15, DOI: <u>10.1145/2751205.2751240</u>. Preprint: <u>arXiv:1410.5010</u>
- M. Kreutzer, G. Hager, G. Wellein, A. Pieper, A. Alvermann, and H. Fehske: Performance Engineering of the Kernel Polynomial Method on Large-Scale CPU-GPU Systems. Proc. IPDPS15, DOI: <u>10.1109/IPDPS.2015.76</u>. Preprint:<u>arXiv:1410.5242</u>
- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, and A. R. Bishop: A unified sparse matrix data format for efficient general sparse matrix-vector multiplication on modern processors with wide SIMD units. SIAM Journal on Scientific Computing (SISC) 36(5), C401–C423 (2014). DOI: 10.1137/130930352 Preprint: arXiv:1307.6209
- G. Hager, J. Treibig, J. Habich and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013).

DOI: 10.1002/cpe.3180 Preprint: arXiv:1208.2908

 J. Treibig, G. Hager and G. Wellein: Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering. Workshop on Productivity and Performance (PROPER 2012) at Euro-Par 2012, August 28, 2012, Rhodes Island, Greece. Preprint: <u>arXiv:1206.3738</u>



Papers continued:

- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, A. Basermann and A. R. Bishop: Sparse Matrixvector Multiplication on GPGPU Clusters: A New Storage Format and a Scalable Implementation. Workshop on Large-Scale Parallel Processing 2012 (LSPP12), DOI: 10.1109/IPDPSW.2012.211
- J. Treibig, G. Hager, H. Hofmann, J. Hornegger and G. Wellein: Pushing the limits for medical image reconstruction on recent standard multicore processors. International Journal of High Performance Computing Applications, (published online before print). DOI: 10.1177/1094342012442424
- G. Wellein, G. Hager, T. Zeiser, M. Wittmann and H. Fehske: Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. Proc. COMPSAC 2009. DOI: 10.1109/COMPSAC.2009.82
- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
 DOI: 10.1142/S0129626410000296. Preprint: arXiv:1006.3148
- J. Treibig, G. Hager and G. Wellein: LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. Proc. <u>PSTI2010</u>, the First International Workshop on Parallel Software Tools and Tool Infrastructures, San Diego CA, September 13, 2010. <u>DOI:</u> <u>10.1109/ICPPW.2010.38</u>. Preprint: <u>arXiv:1004.4431</u>



Papers continued:

- G. Schubert, H. Fehske, G. Hager, and G. Wellein: Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems. Parallel Processing Letters 21(3), 339-358 (2011).
 DOI: 10.1142/S0129626411000254
- J. Treibig, G. Wellein and G. Hager: Efficient multicore-aware parallelization strategies for iterative stencil computations. Journal of Computational Science 2 (2), 130-137 (2011). DOI 10.1016/j.jocs.2011.01.010
- J. Habich, T. Zeiser, G. Hager and G. Wellein: Performance analysis and optimization strategies for a D3Q19 Lattice Boltzmann Kernel on nVIDIA GPUs using CUDA. Advances in Engineering Software and Computers & Structures 42 (5), 266–272 (2011). <u>DOI:</u> <u>10.1016/j.advengsoft.2010.10.007</u>
- J. Treibig, G. Hager and G. Wellein: Multicore architectures: Complexities of performance prediction for Bandwidth-Limited Loop Kernels on Multi-Core Architectures. DOI: 10.1007/978-3-642-13872-0_1, Preprint: arXiv:0910.4865.
- G. Hager, G. Jost, and R. Rabenseifner: Communication Characteristics and Hybrid MPI/OpenMP Parallel Programming on Clusters of Multi-core SMP Nodes. In: Proceedings of the Cray Users Group Conference 2009 (CUG 2009), Atlanta, GA, USA, May 4-7, 2009. <u>PDF</u>
- R. Rabenseifner and G. Wellein: Communication and Optimization Aspects of Parallel Programming Models on Hybrid Architectures. International Journal of High Performance Computing Applications 17, 49-62, February 2003. DOI:10.1177/1094342003017001005