## ERLANGEN REGIONAL COMPUTING CENTER



# The Execution-Cache-Memory (ECM) Performance Model

Georg Hager, Gerhard Wellein, Jan Eitzinger Erlangen Regional Computing Center (RRZE) Friedrich-Alexander-Universität Erlangen-Nürnberg

Intel Platform Performance Brown Bag 2018-10-25



RIEDRICH-ALEXANDER INIVERSITÄT RLANGEN-NÜRNBERG

## **Motivation**

Searching a good model for the single core performance of streaming loop kernels



## The ECM Model

ECM is a resource-based model for the runtime of loops on one core of a cache-based multicore CPU

Major model assumptions:

- Steady-state loop code execution
  - No startup latencies, "infinitely long loop"
- No data access latencies
  - Can be added if need be
- Out-of-order scheduler works perfectly
  - But dependencies/critical paths can be taken into account

## ECM model components: In-core execution

Intel IACA





## ECM model components: Data transfer times

- Optimistic transfer times through mem hierarchy
- $T_i = \frac{V_i}{b_i}$
- Transfer time notation for a given loop kernel:

 $\{T_{L1L2} | T_{L2L3} | T_{L3Mem}\} =$   $\{4 | 8 | 18.4\} \text{ cy/8 iter}$ 

- Input:
  - Cache properties (bandwidths, inclusive/exclusive)
  - Saturated memory bandwidth
  - Application data transfer prediction



**KERN**CRAFT

Automatic Roofline/ECM modeling tool



## ECM model components: Overlap assumptions (1)

Notation for model contributions

 ${T_{OL} || T_{nOL} || T_{L1L2} || T_{L2L3} || T_{L3Mem}} = {7 || 2 | 4 | 8 | 18.4} cy/8 iter$ 

- Most pessimistic overlap model: no overlap
  - $T_{ECM}^{Mem} = \max(T_{OL}, T_{nOL} + T_{L1L2} + T_{L2L3} + T_{L3Mem})$  for in-mem data



Appropriate for most Intel Xeon CPUs up to and including Broadwell



## ECM model components: Overlap assumptions (2)

Most optimistic assumption: full overlap of data-related contributions

 $T_{ECM}^{Mem} = \max(T_{\text{OL}}, T_{\text{nOL}}, T_{L1L2}, T_{L2L3}, T_{L3Mem})$ 



## ECM model components: Overlap assumptions (3)

Mixed model: **partial overlap** of data-related contributions

**Example**: no overlap at L1, full overlap of all other contributions

 $T_{ECM}^{Mem} = \max(T_{\text{OL}}, T_{\text{nOL}} + T_{L1L2}, T_{L2L3}, T_{L3Mem})$ 







## ECM model: Notation for runtime predictions





## **ECM model: (Naive) saturation assuption**

 Performance is assumed to scale across cores until a shared bandwidth bottleneck is hit

$$T_{ECM}(n) = \max\left(\frac{T_{Mem}^{ECM}}{n}, T_{L3Mem}\right) \implies n_{S} = \left[\frac{T_{ECM}^{Mem}}{T_{L3Mem}}\right]$$
Roofline bandwidth ceiling

 This is (sometimes) too optimistic near the saturation point. For improvements see

J. Hofmann, G. Hager, and D. Fey: *On the accuracy and usefulness of analytic energy models for contemporary multicore processors*. Proc. ISC High Performance 2018. DOI: <u>10.1007/978-3-319-92040-5\_2</u>





## 2D 5-PT JACOBI STENCIL (DOUBLE PRECISION)



Unit of work (1 CL): 8 LUPs

Data transfer per unit:

- 5 CL if layer condition violated in higher cache level
- 3 CL if layer condition satisfied



## ECM Model for 2D Jacobi (AVX) on SNB 2.7 GHz

```
Radius-r stencil \rightarrow (2r+1) layers have to fit
```

```
Cache k has size C_k
```

Layer condition:

$$(2r+1) \cdot N_i \cdot 8 \text{ B} < \frac{C_k}{2}$$
  
2D 5-pt:  $r = 1$ 

LC	ECM Model [cy]	prediction [cy]	P <sup>mem</sup> [MLUPS	S] $N_i <$	n <sub>S</sub>
L1	$\{6 \  8   6   6   13\}$	$\{8 \rceil 14 \rceil 20 \rceil 33\}$	659	683	3
L2	$\{6 \  8   10   6   13\}$	$\{8  \rceil  18  \rceil  24  \rceil  37\}$	587	5461	3
L3	$\{6  \   8     10     10     13 \}$	$\{8 \rceil 18 \rceil 28 \rceil 41\}$	529	436900	4
	$\{6  \   8     10     10     22 \}$	$\{8 \rceil 18 \rceil 28 \rceil 50\}$	438	N/A	3

LC = layer condition satisfied in ...



# 2D 5-pt serial in-memory performance and layer conditions





## 2D 5-pt multi-core scaling







#### A KERNEL FROM THE **BLUE BRAIN PROJECT**



A more complex situation





FRIEDRICH-ALEXANDER UNIVERSITÄT

## "Synaptic Current" kernel

- SSE4.2 vectorization
- Some indirect accesses, exp(), divides

```
for(_iml = 0; _iml < _cntml; ++_iml) {
    _nd_idx = _ni[_iml]; _v = _vec_v[_nd_idx];
    mggate[_iml] = 1.0 / ( 1.0 + exp ( -0.062 * _v )*(mg[_iml]/3.57) );
    g_AMPA[_iml] = gmax * ( B_AMPA[_iml] - A_AMPA[_iml] );
    g_NMDA[_iml] = gmax * ( B_NMDA[_iml] - A_NMDA[_iml] )*mggate[_iml];
    i_AMPA[_iml] = g_AMPA[_iml] * ( _v - e[_iml] );
    i_NMDA[_iml] = g_NMDA[_iml] * ( _v - e[_iml] );
    i[_iml] = i_AMPA[_iml] + i_NMDA[_iml];
    _g[_iml] = g_AMPA[_iml] + g_NMDA[_iml];
    _rhs[_iml] = i[_iml]; _mfact = 1.e2/(_nd_area[area_indices[_iml]]);
    _g[_iml] *= _mfact; _rhs[_iml] *= _mfact;
    _vec_shadow_rhs[_iml] = _rhs[_iml]; _vec_shadow_d[_iml] = _g[_iml];
</pre>
```



## "Synaptic Current" kernel







#### **MODELING A CONJUGATE-GRADIENT SOLVER**



Building a model from components





FRIEDRICH-ALEXANDER

## A matrix-free CG solver

- 2D 5-pt FD Poisson problem
- Dirichlet BCs, matrix-free
- $N_x \times N_y = 40000 \times 1000$  grid
- CPU: Haswell E5-2695v3 CoD mode







## **ECM model composition**

#### Naive implementation of all kernels (omp parallel for)

<b>w</b> hile( $\alpha_0 < \text{tol}$ ):	<i>T<sub>x</sub></i> [cy/8 iter]	T <sup>ECM</sup> [cy/8 iter]	n <sub>s</sub> [cores]	Full domain limit [cy/8 iter]
$\vec{v} = A\vec{p}$	{ 8    4   6.7   10   16.9 }	37.6	3	16.9
$\lambda = \alpha_0 / \langle \vec{v}, \vec{p} \rangle$	{ 2    2   2.7   4   9.1 }	17.8	2	9.11
$\vec{x} = \vec{x} + \lambda \vec{p}$	{ 2    4   6   16.9 }	29.0	2	16.9
$\vec{r} = \vec{r} - \lambda \vec{v}$	{ 2    4   6   16.9 }	29.0	2	16.9
$\alpha_1 = \langle \vec{r}, \vec{r} \rangle$	{ 2    2   1.3   2   4.6 }	9.90	3	4.56
$\vec{p} = \vec{r} + \frac{\alpha_1}{\alpha_0}\vec{p},  \alpha_0 = \alpha_1$	{ 2    4   6   16.9 }	29.0	2	16.9
	Sum	152		81.3





## CG performance – 1 core to full socket

- Multi-loop code well
   represented
- Single core performance predicted with 5% error
- Saturated performance predicted with
   < 0.5% error</li>
- Saturation point predicted approximately
  - Can be fixed by improved ECM model







## CG with GS preconditioner: Naïve parallelization

Pipeline parallel processing: OpenMP barrier after each wavefront update (ugh!)







## CG with GS preconditioner: additional kernels



- Back substitution does not saturate the memory bandwidth!
  - $\rightarrow$  full algorithm does not fully saturate
- Impact of barrier still negligible overall, but noticeable in the preconditioner



## **PCG** measurement

- <2% model error for single threaded and saturated performance
- Expected large impact of barrier at smaller problem sizes in x direction







#### **PROBLEMS AND OPEN QUESTIONS**



#### What ECM cannot do (well)





## **Non-steady-state execution**

Wind-up/wind-down effects are not part of the model



May be added via corrections





## Irregular data access

Indirect != irregular



• Unknown access order  $\rightarrow$  only best/worst-case analysis possible





## **Saturation**

- Original ECM model too optimistic near saturation point
- Refinement: Adaptive latency penalty, depends on bus utilization u(n):

$$u(1) = \frac{T_{L3Mem}}{T_{Mem}^{ECM}} \leftarrow \frac{\text{single-core}}{\text{model}}$$
$$u(n) = \frac{T_{L3Mem}}{T_{Mem}^{ECM} + (n-1)u(n-1)p_0} -$$



Fit parameter, not code independent → future work





## ERLANGEN REGIONAL COMPUTING CENTER



#### Thank you.

https://hpc.fau.de/research/ecm



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG