For final slides and example code see: https://tiny.cc/NLPE-SC18



# **Node-Level Performance Engineering**

<u>Georg Hager</u>, Jan Eitzinger, <u>Gerhard Wellein</u> Erlangen Regional Computing Center (RRZE) and Department of Computer Science University of Erlangen-Nuremberg

SC18 full-day tutorial November 11, 2018 Dallas, TX

lide updated




### Agenda




Preliminaries		08:30
Introduction to m	ulticore architecture	
Threads, cores, \$	SIMD, caches, chips, sockets, ccNUMA	
Multicore tools (p	oart I)	10:00
Microbenchmark	ing for architectural exploration	10:30
Streaming bench	nmarks	
Hardware bottler	necks	
Node-level perfor	rmance modeling (part I)	
The Roofline Mo	del	12:00
Lunch break		
Multicore tools (p	oart II)	13:30
Node-level perfor	rmance modeling (part II)	
Case studies: Ja	cobi solver, sparse MVM, tall & skinny MM	15:00
Optimal resource	e utilization	15:30
SIMD parallelism	ו	
ccNUMA		
OpenMP synchro	onization and multicores	17:00
(c) RRZE 2018	Node-Level Performance Engineering	

2




# Prelude: Scalability 4 the win!






### Scalability Myth: Code scalability is the key issue







- Do I understand the performance behavior of my code?
  - Does the performance match a model I have made?
- What is the optimal performance for my code on a given machine?
  - High Performance Computing == Computing at the bottleneck
- Can I change my code so that the "optimal performance" gets higher?
  - Circumventing/ameliorating the impact of the bottleneck
- My model does not work what's wrong?
  - This is the good case, because you learn something
  - Performance monitoring / microbenchmarking may help clear up the situation





# Introduction: Modern node architecture

A glance at basic core features: pipelining, superscalarity, SMT, SIMD Caches and data transfers through the memory hierarchy Accelerators Bottlenecks & hardware-software interaction

### Multi-core today: Intel Xeon 2600v4 (2016)

- Xeon E5-2600v4 "Broadwell EP": Up to 22 cores running at 2+ GHz (+ "Turbo Mode": 3.5+ GHz)
- Simultaneous Multithreading
   reports as 44-way chip
- 7.2 Billion Transistors / 14 nm






### 2017: Skylake architecture

- Mesh instead of ring interconnect
- Sub-NUMA clustering
- Up to 28 cores
- 2.5 → 3.8 GHz (top bin)


### **General-purpose cache based microprocessor core**





Stored-program computer

- Implements "Stored Program Computer" concept (Turing 1936)
- Similar designs on all modern systems
- (Still) multiple potential bottlenecks
- The clock cycle is the "heartbeat" of the core





### Idea:

- Split complex instruction into several simple / fast steps (stages)
- Each step takes the same amount of time, e.g. a single cycle
- Execute different steps on different instructions at the same time (in parallel)

## Allows for shorter cycle times (simpler logic circuits), e.g.:


- floating point multiplication takes 5 cycles, but
- processor can work on 5 different multiplications simultaneously
- one result at each cycle after the pipeline is full

### Drawback:

- Pipeline must be filled sufficient # of independent instructions required
- Requires complex instruction scheduling by compiler/hardware
  - software-pipelining / out-of-order execution

### Pipelining is widely used in modern computer architectures





First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages



 Besides arithmetic & functional units, instruction execution itself is pipelined also, e.g.: one instruction performs at least 3 steps:



Hardware Pipelining on processor (all units can run concurrently):

1	Fetch Instruction 1 from L1I			
2	Fetch Instruction 2 from L1I	Decode Instruction 1		
3	Fetch Instruction 3 from L1I	Decode Instruction <b>2</b>	Execute Instruction <b>1</b>	
4	Fetch Instruction 4 from L1I	Decode Instruction <b>3</b>	Execute Instruction <b>2</b>	

Branches can stall this pipeline! (Speculative Execution, Predication)


Each unit is pipelined itself (e.g., Execute = Multiply Pipeline)

. . .

### **Superscalar Processors – Instruction Level Parallelism**




 Multiple units enable use of Instruction Level Parallelism (ILP): Instruction stream is "parallelized" on the fly




- Issuing m concurrent instructions per cycle: m-way superscalar
- Modern processors are 3- to 6-way superscalar & can perform 2 or 4 floating point operations per cycles




### SMT principle (2-way example):





- x86 SIMD instruction sets:
  - SSE: register width = 128 Bit  $\rightarrow$  2 double precision floating point operands
  - AVX: register width = 256 Bit  $\rightarrow$  4 double precision floating point operands
  - AXV512: you get it.
- Adding two registers holding double precision floating point operands



(c) RRZE 2018

----




T1       T2       T1       T2       T1       T2       T1       T2         P       P       P       P       P       P       P       P       P       P       P       L1D       L1D       L1D       L2       L2 <th>P         P         P           L1D         L1D         L1D           L2         L2         L2</th> <th></th> <th>Maximur P<sub>core</sub> =</th> <th></th> <th></th> <th></th> <th>nt (FP) p<math>n_{FMA}</math></th> <th></th> <th></th> <th></th> <th></th>	P         P         P           L1D         L1D         L1D           L2         L2         L2		Maximur P <sub>core</sub> =				nt (FP) p $n_{FMA}$				
			/				/				
Mem	iory		Super- scalarit		FM fact		SIMD factor		Clo Spe		
Typical representatives	$n^{FP}_{super}$ [inst./cy]	n <sub>FMA</sub>	<b>n<sub>SIMD</sub></b> [ops/inst.]			(	Code	[Gc	f y/s]	P <sub>core</sub> [GF/s	
Nehalem	2	1	2	Q1/2	2009	Х	5570	2.	93	11.7	
Westmere	2	1	2	Q1/2	2010	Х	5650	2.	66	10.6	
Sandy Bridge	2	1	4	Q1/2	2012	E5	-2680	2	.7	21.6	
Ivy Bridge	2	1	4	Q3/2	2013	E5-2	2660 v2	2	.2	17.6	
Haswell	2	2	4	Q3/2	2014	E5-2	2695 v3	2	.3	36.8	
Broadwell	2	2	4	Q1/2	2016	E5-2	2699 v4	2	.2	35.2	
Skylake	2	2	8	Q3/2	2017	Gol	d 6148	2	.4	76.8	
AMD Zen	2	2	2	Q1/2	2017	Epy	/c 7451	2	.3	18.4	_
IBM POWER8	2	2	2	Q2/2	2014	S	322LC	2.	93	23.4	17



### How does data travel from memory to the CPU and back?

- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
   → CL transfer required


Example: Array copy A(:)=C(:)



### Putting the cores & caches together


AMD Epyc 7451 24-Core Processor («Naples»)





### 24 cores per socket

- 4 chips w/ 6 cores each ("Zeppelin" die)
  - 3 cores share 8MB L3 ("Core Complex", "CCX")
- DDR4-2666 memory interface with 2 channels per chip
  - MemBW per node:
    - 16 ch x 8 byte x 2.666 GHz = 341 GB/s
- Two-way SMT
  - Two 256-bit (actually 4 128-bit) SIMD FP units
     AVX2, 8 flops/cycle
- 32 KiB L1 data cache per core
- 512 KiB L2 cache per core
- 2 x 8 MiB L3 cache per chip
  - 64 MiB L3 cache per socket
- ccNUMA memory architecture
- Infinity fabric between CCX's and between chips



## Interlude: A glance at current accelerator technology

NVidia "Pascal" GP100

VS.

Intel Xeon Phi "Knights Landing"

## NVidia Pascal GP100 block diagram




## **Architecture** 15.3 B Transistors ~ 1.4 GHz clock speed Up to 60 "SM" units 64 SP "cores" each PCI Express 3.0 Host In 32 DP "cores" each 2:1 SP:DP performance 5.7 TFlop/s DP peak 4 MB L2 Cache 4096-bit HBM2 MemBW ~ 732 GB/s (theoretical) MemBW ~ 510 GB/s (measured)

#### © NVIDIA Corp.

### Node-Level Performance Engineering

### Intel Xeon Phi "Knights Landing" block diagram





## **Trading single thread performance for parallelism:** *GPGPUs vs. CPUs*



GPU vs. C	PU	Control	ALU	ALU	
	eed estimate		ALU	ALU	
(per de	vice)	Cache			
MemBW	~ 5-10x	DRAM			
Peak	~ 5-10x		CPU		

	2x Intel Xeon E5- 2697v4 "Broadwell"	Intel Xeon Phi 7250 "Knights Landing"	NVidia Tesla P100 "Pascal"
Cores@Clock	2 x 18 @ ≥2.3 GHz	68 @ 1.4 GHz	56 SMs @ ~1.3 GHz
SP Performance/core	≥73.6 GFlop/s	89.6 GFlop/s	~166 GFlop/s
Threads@STREAM	~8	~40	> 10000
SP peak	≥2.6 TFlop/s	6.1 TFlop/s	~9.3 TFlop/s
Stream BW (meas.)	2 x 62.5 GB/s	450 GB/s (MCDRAM)	510 GB/s
Transistors / TDP	~2x7 Billion / 2x145 W	8 Billion / 215W	14 Billion/300W




# Node topology and programming models

## Parallelism in a modern compute node



 Parallel and shared resources (potential bottlenecks!) within a sharedmemory node



### Parallel resources:

- Execution/SIMD units 1
- Cores (2)
- Inner cache levels 3
- Sockets / ccNUMA domains 4
- Multiple accelerators 5


### **Shared resources:**

- Outer cache level per socket
- Memory bus per socket 7
- Intersocket link 8
- PCIe bus(es) 9
- Other I/O resources 10

### How does your application react to all of those details?

### **Parallel programming models:** *Pure MPI*






### **Parallel programming models:**

Pure threading on the node








- Node-level hardware parallelism takes many forms
  - Sockets/devices CPU: 1-8, GPGPU: 1-6
  - Cores moderate (CPU: 4-16) to massive (GPGPU: 1000's)
  - SIMD moderate (CPU: 2-8) to massive (GPGPU: 10's-100's)
  - Superscalarity (CPU: 2-6)
- Exploiting performance: parallelism + bottleneck awareness
   "High Performance Computing" == computing at a bottleneck

### Performance of programming models is sensitive to architecture

- Topology/affinity influences overheads
- Standards do not contain (many) topology-aware features
- Apart from overheads, performance features are largely independent of the programming model



# **Multicore Performance and Tools**

## **Tools for Node-level Performance Engineering**




- Gather Node Information hwloc, likwid-topology, likwid-powermeter
- Affinity control and data placement
   OpenMP and MPI runtime environments, hwloc, numactl, likwid-pin
- Runtime Profiling Compilers, gprof, HPC Toolkit, ...
- Performance Profilers
   Intel Vtune<sup>TM</sup>, likwid-perfctr, PAPI based tools, Linux perf, ...
- Microbenchmarking STREAM, likwid-bench, Imbench



## LIKWID tool suite:

Like I Knew What I'm Doing



### Open source tool collection (developed at RRZE): https://github.com/RRZE-HPC/likwid

J. Treibig, G. Hager, G. Wellein: *LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments.* PSTI2010, Sep 13-16, 2010, San Diego, CA http://arxiv.org/abs/1004.4431

### Output of likwid-topology -g

### on one node of Intel Haswell-EP

Г	Ξ

CPU name: CPU type: CPU stepping: ******	Intel X 2		ell EN/				z *****	***	* * * * *	***	****	****	r.														
Hardware Threa																											
**************************************	******	******	******	*****	******	****	****	***	****	***	****	****															
Cores per sock	et:		14																								
Threads per co	ore:		2																								
HWThread	Thread		Core		Socke	 et		Ava	ilab	le			•														
0	0		0		0			*																			
1	0		1		0			*																			
•••																											
43	1		1		1			*																			
44	1		2		1			*																			
Socket 1:  ******************************	*******													5 53	26	54 2	27 55	5)			F		l ph ces	-			
**************************************	******		******	*****	******	****	****	***	****	***	****	****	r														
Size:			- 32 kB																								
Cache groups:	(028	) (129	))(2	30) (	3 31 )	(4	32)	(5	33	(	6 34	) (	7 35	) (	8 3	6)	(9	37	) (	10 3	8)	( 11	39)	(1	2 40	)) (	13
) (1442) (	15 43 )	( 16 44	) (17	45) (	18 46	) (1	9 47	) (	20 4	8)	( 21	49	) (2	22 5	0)	( 23	51	) (	24	52)	( 25	5 53	) (	26 5	4)	( 27	55
Level:			2																								
Size:			- 256 kB																								
Cache groups:	(028	) (129		30) (	3 31 )	(4	32)	(5	33	(	6 34	) (	7 35	) (	8 3	6)	(9	37	) (	10 3	8)	( 11	39)	(1	2 40	)) (	13
(1442)(	15 43 )	( 16 44	) (17	45) (	18 46	) (1	9 47	) (	20 4	8)	( 21	49	) (2	22 5	0)	( 23	51	) (	24	52)	( 25	5 53	) (	26 5	4)	( 27	55
Level:			3																								
Size:			17 MB																								
Size.							7 25		26 0	27	10 20		20 10	A 40	12	11 \	/ 1	1 1	2 1 5	12	16 1	1 17	4 - 4		10	17 20	0 49
Cache groups: ( 21 49 22 50						(4)	1 35	0	30 9	51	10 36	, тт (	39 14	2 40	12	41 )	( 1		2 1.	40	10 4.	+ т/	45 1	.8 46	19	-1/20	C

## **Output of likwid-topology continued**



NUMA Topology	****
NUMA domains:	4
Domain:	0
Processors:	( 0 28 1 29 2 30 3 31 4 32 5 33 6 34 )
Distances:	10 21 31 31
Free memory:	13292.9 MB
Total memory:	15941.7 MB
Domain:	1
Processors:	( 7 35 8 36 9 37 10 38 11 39 12 40 13 41 )
Distances:	21 10 31 31
Free memory:	13514 MB
Total memory:	16126.4 MB
Domain:	2
Processors:	( 14 42 15 43 16 44 17 45 18 46 19 47 20 48 )
Distances:	31 31 10 21
Free memory:	15025.6 MB
Total memory:	16126.4 MB
Domain:	3
Processors:	( 21 49 22 50 23 51 24 52 25 53 26 54 27 55 )
Distances:	31 31 21 10
Free memory:	15488.9 MB
Total memory:	16126 MB



**Cluster on die mode** 

**********													** and SMT enabled!															
aphical Topology																				onak		<b>.</b>						
	***	******	***	******	***	******	**	******	***	******	***	******	**															
et U:																												
	+ +		+ +		+ +	+	+		+ +		+ +	++	+		+ -		+	+-	+	+		+ -	+	+ +	+	+		+ 1
0 28	I I	1 29	1.1	2 30	11	3 31	1	4 32	I I	5 33		634	Т	7 35	1.1	8 3	5 1	Т	9 37	T	10 38		11 39		12 40	1	13 41	гi
	+ +		+ +												· ·							· .	•					. I.
	+ + •																						•			· +·		11
	 					,													,						,			 +
	· ·														· ·							· .	•					. I.
256kB		256kB	1.1	256kB	11	256kB	I	256kB	i i	256kB		256kB	I.	256kB	1	256	B	Т	256kB	T	256kB		2 56kB		256kB	Т	256kB	ı i
	· ·														· ·							· .	•					
												+	+															+ !
												ا +	+															1 1 + 1
																												+
et 1:																												
																				_								+
															· ·							•	•					
14 42										,																		
																						· ·	•					
32kB	L L	32kB	1.1	32kB	1-1	32kB	I	32kB	I I	32kB		32kB	Т	32kB	1.1	32k1	3	Т	32kB	T	32kB		3 2kB	I I	32kB	1	32kB	I I
	+ +		+ +												· ·							· .	•					. I.
																							•		-	· +·		
																						·	•					+ 1
						17MB						I	T								17MB							гi
													<u>н</u> .															
	**************************************	<pre>************************************</pre>	et 0: 28     1 29 32kB   32kB 256kB   256kB et 1: 14 42   15 43 32kB   32kB 	et 0: ++++ 32kB     22kB     ++++ +++++ 256kB     256kB     ++++ 256kB     256kB     ++++ 14 42     15 43     +++++ 32kB     32kB     +++++++ ++++++++++++++++++++	et 0: 	et 0: 0 28     1 29     2 30     3 31     4 32     5 33     6 34     + +++ +++ +++ +++ +++ +++ +++++++++++++	et 0: 0 28     1 29     2 30     3 31     4 32     5 33     6 34     7 35 32kB     32kB     256kB     25	et 0: 0 28   1 29   2 30   3 31   4 32   5 33   6 34   7 35   1 32kB   32kB   4 32k	et 0: 0 28     1 29   2 30   3 31   4 32   5 33   6 34   7 35   8 36 32kB   32kB   256kB   25	hital Topology tet 0: 	hital Topology tet 0: 	hical Topology et 0: 	httal Topology et 0: 	htcal Topology et 0: 	ht cal Topology et 0: 	et 0: 0 28   1 29   2 30   3 31   4 32   5 33   6 34   7 35   8 36   9 37   10 38   11 39 32kB   32kB   3	hical Topology et 0: 	hical Topology et 0: 0 28   1 29   2 30   3 31   4 32   5 33   6 34   7 35   8 36   9 37   10 38   11 39   12 40   	hical Topology et 0: 0 28   1 29   2 30   3 31   4 32   5 33   6 34   7 35   8 36   9 37   10 38   11 39   12 40   1	hical Topology et 0: 0 28   1 29   2 30   3 31   4 32   5 33   6 4 4   7 35   8 36   9 37   10 38   11 39   12 40   13 41 								



# Enforcing thread/process-core affinity under the Linux OS

Standard tools and OS affinity facilities under program control

likwid-pin

### **Example: STREAM benchmark on 16-core Sandy Bridge:**

### Anarchy vs. thread pinning

80

70

60

50

30


20

10

Ĥ

4

Bandwidth [GB/s]



#### Node-Level Performance Engineering



### Highly OS-dependent system calls

But available on all systems

Linux:	<pre>sched_setaffinity()</pre>
Windows:	SetThreadAffinityMask()

- Hwloc project (http://www.open-mpi.de/projects/hwloc/)
- Support for "semi-automatic" pinning in some compilers/environments
  - All modern compilers with OpenMP support
  - Generic Linux: taskset, numactl, likwid-pin (see below)
  - OpenMP 4.0 (see OpenMP tutorial)

## Affinity awareness in MPI libraries

- SGI MPT
- OpenMPI
- Intel MPI

· · · ·

#### Likwid-pin Overview




- Pins processes and threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
- Based on combination of wrapper tool together with overloaded pthread library 
   binary must be dynamically linked!
- Can also be used as a superior replacement for taskset
- Supports logical core numbering within a node

- Simple usage with physical (kernel) core IDs:
  - likwid-pin -c 0-3,4,6 ./myApp parameters
  - OMP\_NUM\_THREADS=4 likwid-pin -c 0-9 ./myApp parameters
- Simple usage with logical core IDs ("thread groups"):
  - likwid-pin -c S0:0-7 ./myApp parameters
  - likwid-pin -c C1:0-2 ./myApp parameters

#### LIKWID terminology Thread group syntax

- The OS numbers all processors (hardware threads) on a node
- The numbering is enforced at boot time by the BIOS and may have nothing to do with topological entities
- LIKWID concept: thread group consisting of HW threads sharing a topological entity (e.g., socket, shared cache,...)
- A thread group is defined by a single character + index






#### Likwid

Currently available thread domains








#### Running the STREAM benchmark with likwid-pin:

#### \$ likwid-pin -c S0:0-3 ./stream





## **Clock speed under the Linux OS**

likwid-powermeter likwid-setFrequencies

#### Which clock speed steps are there?

*likwid-powermeter* 



Uses Intel RAPL (Running average power limit) interface (Sandy Bridge++) \$ likwid-powermeter -i

		$\frown$				
CPU name:	Intel(R) Xeon(R) CPU E5	Note: AVX code on				
CPU type:	Intel Xeon Haswell EN/E	HSW+ may execute				
CPU clock:	2.30 GHz	even slower than base freq.				
Base clock:	2300.00 MHz					
Minimal clock:	1200.00 MHz	Info for RAPL domain PKG:				
Turbo Boost Steps:		Thermal Spec Power: 120 Watt				
C0 3300.00 MHz		Minimum Power: 70 Watt				
C1 3300.00 MHz		Maximum Power: 120 Watt				
C2 3100.00 MHz		Maximum Time Window: 46848 micro sec				
C3 3000.00 MHz		Info for RAPL domain DRAM:				
C4 2900.00 MHz		Thermal Spec Power: 21.5 Wa	tt			
[]		Minimum Power: 5.75 Watt				
C13 2800.00 MHz		Maximum Power: 21.5 Watt				
015 2000.00 miz		Maximum Time Window: 44896 micro sec				

Likwid-powermeter can also measure energy consumption, but likwid-perfctr can do it better (see later)

## **Setting the clock frequency**

- The "Turbo Mode" feature makes reliable benchmarking harder
  - CPU can change clock speed at its own discretion
- Clock speed reduction may save a lot of energy
- So how do we set the clock speed? → LIKWID to the rescue!

```
$ likwid-setFrequencies -1
Available frequencies:
1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2 2.1 2.2 2.3 2.301
$ likwid-setFrequencies -p
Current CPU frequencies:
CPU 0: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
CPU 1: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
CPU 2: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
CPU 3: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
[...]
$ likwid-setFrequencies -f 2.0
$
Turbo mode
```





 Starting with Intel Haswell, the Uncore (L3, memory controller, UPI) sits in its own clock domain

```
$ likwid-setFrequencies -p
[...]
CPU 68: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
CPU 69: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
CPU 70: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
CPU 71: governor performance min/cur/max 2.3/2.301/2.301 GHz Turbo 1
```

```
Current Uncore frequencies:
Socket 0: min/max 1.2/3.0 GHz
Socket 1: min/max 1.2/3.0 GHz
```

\$ likwid-setFrequencies --umin 2.3 --umax 2.3

#### Uncore has considerable impact on power consumption

- J. Hofmann et al.: An analysis of core- and chip-level architectural features in four generations of Intel server processors. Proc. ISC High Performance 2017. DOI: <u>10.1007/978-3-319-58667-0\_16</u>.
- J. Hofmann et al.: On the accuracy and usefulness of analytic energy models for contemporary multicore processors. Proc. ISC High Performance 2018. DOI: <u>10.1007/978-3-319-92040-5\_2</u>



KMP\_AFFINITY=[<modifier>,...]<type>[,<permute>][,<offset>]

## modifier

- granularity=<specifier>
   sepitakes the following specifiers: fine, thread, and core
- norespect
- noverbose
- proclist={<proc-list>}
- respect
- verbose

Respect an OS affinity mask in place

Default:

noverbose, respect, granularity=core

KMP\_AFFINITY=verbose, none to list machine topology map

type (required)

explicit (GOMP CPU AFFINITY)

compact

disabled


none

**OS processor IDs** 


scatter



## KMP\_AFFINITY=granularity=fine,compact



#### KMP\_AFFINITY=granularity=fine,scatter




#### (c) RRZE 2018

#### Node-Level Performance Engineering


#### Intel KMP\_AFFINITY permute example



#### KMP\_AFFINITY=granularity=fine,compact,1,0




#### KMP\_AFFINITY=granularity=core,compact



#### Node-Level Performance Engineering



#### GOMP\_AFFINITY=3,0-2 used with 6 threads



#### Always operates with OS processor IDs




# Microbenchmarking for architectural exploration (and more)

Probing of the memory hierarchy Saturation effects in cache and memory

#### Latency and bandwidth in modern computer environments






#### Node-Level Performance Engineering


## **Intel Xeon E5 multicore processors**

		н.	
			_

Microarchitecture	SandyBridge-EP	IvyBridge-EP	Haswell-EP	11 12
Shorthand	SNB	IVB	HSW	
Xeon Model	E5-2680	E5-2690 v2	E5-2695 v3	L3 Memory Interface
Year	03/2012	09/2013	09/2014	
Clock speed (fixed)	2.7 GHz	2.2 GHz	2.3 GHz	Memory
Cores/Threads	8/16	10/20	14/28	
Load/Store through	put per cycle			_
AVX(2)	1 LD & 1/2 ST	1 LD & 1/2 ST	2 LD & 1 ST	
SSE/scalar	2 LD    1 LD & 1 ST	2 LD    1 LD & 1 ST	2 LD & 1 ST	
L1 port width	2×16+1×16 B	2×16+1×16 B	2×32+1×32 B	
ADD throughput	1 / cy	1 / cy	1 / cy	
MUL throughput	1 / cy	1 / cy	2 / cy	FP instruction
FMA throughput	n/a	n/a	2 / cy	throughput per o
L2-L1 data bus	32 B	32 B	64 B	Max. data transfe
L3-L2 data bus	32 B	32 B	32 B	Cycle between ca
LLC size	20 MiB	25 MiB	35 MiB	
Main memory	4×DDR3-1600	4×DDR3-1866	4×DDR4-2133	<b>Peak main men</b>
Peak memory BW	51.2 GB/s	51.2 GB/s	68.3 GB/s	bandwidth
Load-only BW	43.6 GB/s (85%)	46.1 GB/s (90%)	60.6 GB/s (89%)	
T <sub>L3Mem</sub> per CL	3.96 cy	3.05 cy	2.43 cy	




instructions ghput per core lata transfer per between caches main memory



- Report performance for different N, choose NITER so that accurate time measurement is possible
- This kernel is limited by data transfer performance for all memory levels on all architectures, ever!


#### A(:)=B(:)+C(:)\*D(:) on one Sandy Bridge core (3 GHz)





A(:)=B(:)+C(:)\*D(:) on one Sandy Bridge core (3 GHz): Observations and further questions





#### Node-Level Performance Engineering

## The throughput-parallel vector triad benchmark




#### Every core runs its own, independent triad benchmark

 $\rightarrow$  pure hardware probing, no impact from OpenMP overhead

```
double precision, dimension(:), allocatable :: A,B,C,D
!$OMP PARALLEL private(i,j,A,B,C,D)
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
!SOMP SINGLE
stime = timestamp()
!$OMP END SINGLE
do j=1,NITER
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
  <<obscure dummy call>>
enddo
!$OMP SINGLE
etime = timestamp()
!$OMP END SINGLE
!$OMP END PARALLEL
Mflops = (2.d0*NITER)*N*num threads / (etime-stime) / 1.0e6
```

#### **Throughput vector triad on Sandy Bridge socket (3 GHz)**






#### Node-Level Performance Engineering

#### **Attainable memory bandwidth: Comparing architectures**





(c) RRZE 2018

#### Node-Level Performance Engineering

## ГГШЕ

## Affinity matters!

- Almost all performance properties depend on the position of
  - Data
  - Threads/processes
- Consequences
  - Know where your threads are running
  - Know where your data is

## Bandwidth bottlenecks are ubiquitous





## "Simple" performance modeling: The Roofline Model

Loop-based performance modeling: Execution vs. data transfer Example: array summation Example: dense & sparse matrix-vector multiplication Example: a 3D Jacobi solver Model-guided optimization


R.W. Hockney and I.J. Curington:  $f_{1/2}$ : A parameter to characterize memory and communication bottlenecks. Parallel Computing 10, 277-286 (1989). <u>DOI: 10.1016/0167-8191(89)90100-2</u>

W. Schönauer: <u>Scientific Supercomputing: Architecture and Use of Shared and Distributed</u> <u>Memory Parallel Computers</u>.
 Self-edition (2000)
 S. Williams: Auto-tuning Performance on Multicore Computers.

UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)

#### **Prelude: Modeling customer dispatch in a bank**








## How fast can tasks be processed? P [tasks/sec]

#### The bottleneck is either

- The service desks (max. tasks/sec):
- The revolving door (max. customers/sec):

 $P_{\text{peak}}$  $I \cdot b_S$ 



#### (c) RRZE 2018

#### Node-Level Performance Engineering


#### 68

 $P_{peak}\left[\frac{r}{s}\right]$ 



- Maximum processing capability  $\rightarrow$  Peak performance:
- Rate of revolving door
- Workload per customer






## **The Roofline Model – Basics**




## Compare capabilities of different machines



- RLM always provides upper bound but is it realistic?
- If code is not able to reach this limit (e.g. contains add operations only) machine parameter need to redefined (e.g.,  $P_{peak} \rightarrow P_{peak}/2$ )




- P<sub>max</sub> = Applicable peak performance of a loop, assuming that data comes from the level 1 cache (this is not necessarily P<sub>peak</sub>)
   → e.g., P<sub>max</sub> = 176 GFlop/s
- *I* = Computational intensity ("work" per byte transferred) over the slowest data path utilized (code balance B<sub>C</sub> = *I*<sup>-1</sup>)
   → e.g., *I* = 0.167 Flop/Byte → B<sub>C</sub> = 6 Byte/Flop
- 3.  $b_{\rm S}$  = Applicable peak bandwidth of the slowest data path utilized  $\rightarrow$  e.g.,  $b_{\rm S}$  = 56 GByte/s





#### Haswell port scheduler model:





```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
        A[i] = B[i] + C[i] * D[i];
}
```

Minimum number of cycles to process one AVX-vectorized iteration (one core)?

```
\rightarrow Equivalent to 4 scalar iterations
```


```
Cycle 1: LOAD + LOAD + STORECycle 2: LOAD + LOAD + FMA + FMACycle 3: LOAD + LOAD + STOREAnswer:
```

**Answer: 1.5 cycles** 

Example: Estimate P<sub>max</sub> of vector triad on Haswell (2.3 GHz)



## What is the performance in GFlops/s per core and the bandwidth in GBytes/s?



## *P*<sub>max</sub> + bandwidth limitations: The vector triad



Vector triad A(:)=B(:)+C(:)\*D(:) on a 2.3 GHz 14-core Haswell chip

Consider full chip (14 cores):

Memory bandwidth:  $b_{\rm S} = 50$  GB/s Code balance (incl. write allocate):  $B_{\rm c} = (4+1)$  Words / 2 Flops = 20 B/F  $\rightarrow$  / = 0.05 F/B

 $\rightarrow$  *I* · *b*<sub>S</sub> = 2.5 GF/s (0.5% of peak performance)

 $P_{\text{peak}}$  / core = 36.8 Gflop/s ((8+8) Flops/cy x 2.3 GHz)  $P_{\text{max}}$  / core = 12.27 Gflop/s (see prev. slide)

→ *P*<sub>max</sub> = 14 \* 12.27 Gflop/s =172 Gflop/s (33% peak)


 $P = \min(P_{\max}, I \cdot b_S) = \min(172, 2.5) \text{ GFlop/s} = 2.5 \text{ GFlop/s}$ 

## A not so simple Roofline example






in single precision on a 2.2 GHz Sandy Bridge socket @ "large" N



#### Plain scalar code, no SIMD

LOAD r1.0 
$$\leftarrow$$
 0  
i  $\leftarrow$  1  
loop:  
LOAD r2.0  $\leftarrow$  a(i)  
ADD r1.0  $\leftarrow$  r1.0+r2.0  
++i  $\rightarrow$ ? loop  
result  $\leftarrow$  r1.0






#### Scalar code, 3-way unrolling

```
LOAD r1.0 \leftarrow 0
LOAD r2.0 \leftarrow 0
LOAD r3.0 \leftarrow 0
i \leftarrow 1
```


#### loop:

i+=3  $\rightarrow$ ? loop result  $\leftarrow$  r1.0+r2.0+r3.0


#### ADD pipes utilization:



 $\rightarrow$  1/8 of ADD peak









- There is a clear concept of "work" vs. "traffic"
  - "work" = flops, updates, iterations...
  - "traffic" = required data to do "work"
- Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications
- Data transfer and core execution overlap perfectly!
  - Either the limit is core execution or it is data transfer
- Slowest limiting factor "wins"; all others are assumed to have no impact

 Latency effects are ignored: perfect data streaming, "steady-state" execution, no start-up effects





# Multicore performance tools: Probing performance behavior

likwid-perfctr

# **Probing performance behavior**



### How do we find out about the performance properties and requirements of a parallel code?

Profiling via advanced tools is often overkill

### A coarse overview is often sufficient


- likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
- Simple end-to-end measurement of hardware performance metrics
- "Marker" API for starting/stopping counters
- Multiple measurement region support
- Preconfigured and extensible metric groups, list with likwid-perfctr -a

```
BRANCH: Branch prediction miss rate/ratio
CACHE: Data cache miss rate/ratio
CLOCK: Clock of cores
DATA: Load to store ratio
FLOPS_DP: Double Precision MFlops/s
FLOPS_SP: Single Precision MFlops/s
FLOPS_X87: X87 MFlops/s
L2: L2 cache bandwidth in MBytes/s
L2CACHE: L2 cache miss rate/ratio
L3: L3 cache bandwidth in MBytes/s
L3CACHE: L3 cache miss rate/ratio
MEM: Main memory bandwidth in MBytes/s
TLB: TLB miss rate/ratio
```

### likwid-perfctr

Example usage with preconfigured metric group (shortened)





(c) RRZE 2018

#### (c) RRZE 2018

#### Node-Level Performance Engineering

#### 85

### **likwid-perfctr** *Marker API (C/C++ and Fortran)*

- A marker API is available to restrict measurements to code regions
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr
- Multiple named region support, accumulation over multiple calls
- Inclusive and overlapping regions allowed

```
#include <likwid.h>
                                    // must be called from serial region
LIKWID MARKER INIT;
#pragma omp parallel
                                    // only reqd. if measuring multiple threads
  LIKWID MARKER THREADINIT;
LIKWID MARKER START ("Compute");
                                             Activate macros with -DLIKWID PERFMON
                                             Run likwid-perfctr with -m option to
LIKWID MARKER STOP("Compute");
                                             activate markers
LIKWID MARKER START("Postprocess");
LIKWID MARKER STOP("Postprocess");
                                    // must be called from serial region
LIKWID MARKER CLOSE;
```

### **likwid-perfctr** *Best practices for runtime counter analysis*



### Things to look at (in roughly this order)

- Excess work
- Load balance (flops, instructions, BW)
- In-socket memory BW saturation
- Flop/s, loads and stores per flop metrics
- SIMD vectorization
- CPI metric
- # of instructions, branches, mispredicted branches

#### **Caveats**

- Load imbalance may not show in CPI or # of instructions
  - Spin loops in OpenMP barriers/MPI blocking calls
  - Looking at "top" or the Windows Task Manager does not tell you anything useful
- In-socket performance saturation may have various reasons
- Cache miss metrics are sometimes misleading




# Measuring energy consumption with LIKWID

Measuring e	optional	
<ul><li>Implement</li><li>RAPL = "F</li></ul>		
CPU name: CPU clock:	3.49 GHz	
Base clock:	3500.00 MHz	
Minimal clock:		
Turbo Boost St	-	
C1 3900.00 MHz		
C2 3800.00 MHz C3 3700.00 MHz		
C4 3600.00 MHz		
Thermal Spec P	Power: 95 Watts	
Minimum Power	: 20 Watts	
Maximum Power	: 95 Watts	
Maximum Time	Window: 0.15625 micro sec	

### **Example:** A medical image reconstruction code on Sandy Bridge







### Sandy Bridge EP (8 cores, 2.7 GHz base freq.)

Test case	Runtime [s]	Power [W]		Energy [J]
8 cores, plain C	90.43	90	Fas <b>→</b> le	8110
8 cores, SSE	29.63	93	ter ( ss e	2750
8 cores (SMT), SSE	22.61	102	code	2300
8 cores (SMT), AVX	18.42	111		2040
			$\checkmark$	

1.

2.


serial code

(e.g., Perl  $\rightarrow$  Fortran)

### **Typical code optimizations in the Roofline Model**

- Hit the BW bottleneck by good 16 Increase intensity to make 8
- better use of BW bottleneck (e.g., loop blocking  $\rightarrow$  see later) Increase intensity and go from 3. memory-bound to core-bound
  - (e.g., temporal blocking)
- Hit the core bottleneck by good 4. serial code (e.g.,  $-fno-alias \rightarrow see later$ )
- Shift P<sub>max</sub> by accessing 5. additional hardware features or using a different algorithm/implementation (e.g., scalar  $\rightarrow$  SIMD)






# Using Roofline for monitoring "live" jobs on a cluster

Based on measured BW and Flop/s data via likwid-perfctr







# **Case study: A Jacobi smoother**

### The basic performance properties in 2D

Layer conditions Optimization by spatial blocking




- Basically it is a sparse matrix vector multiply (spMVM) embedded in an iterative scheme (outer loop)
- but the regular access structure allows for matrix free coding

do iter = 1, max\_iterations

Perform sweep over regular grid:  $y(:) \leftarrow x(:)$ 

Swap y 
$$\leftrightarrow$$
 x




enddo

### Complexity of implementation and performance depends on

- update scheme, e.g. Jacobi-type, Gauss-Seidel-type, …
- spatial extent, e.g. 7-pt or 25-pt in 3D,...









Appropriate performance metric: "Lattice Updates per second" [LUP/s] (here: Multiply by 4 FLOP/LUP to get FLOP/s rate)





### Jacobi 5-pt stencil in 2D: Single core performance






(c) RRZE 2018



# **Case study: A Jacobi smoother**

The basics in two dimensions Layer conditions Optimization by spatial blocking






(c) RRZE 2018



# Worst case: Cache not large enough to hold 3 layers (rows) of grid (+assume "Least Recently Used" replacement strategy)

			miss				
		hit		miss			
			miss				




(c) RRZE 2018

### Analyzing the data flow



Reduce inner (j-) loop dimension successively




x(0:jmax1+1,0:kmax+1)

		miss				
	hit		miss			
		miss				

Best case: 3 "layers" of grid fit into the cache!


k



x(0:jmax2+1,0:kmax+1)

(c) RRZE 2018






### Layer condition:

- Does not depend on outer loop length (kmax)
- No strict guideline (cache associativity data traffic for y not included)
- Needs to be adapted for other stencils (e.g., 3D 7-pt stencil)

### Analyzing the data flow: Layer condition (2D 5-pt Jacobi)



(c) RRZE 2018



### Establish layer condition for all domain sizes?

- Idea: Spatial blocking
  - Reuse elements of x () as long as they stay in cache
  - Sweep can be executed in any order, e.g. compute blocks in j-direction

### → "Spatial Blocking" of j-loop:

enddo

enddo enddo

New layer condition (blocking) 3 \* jblock \* 8B < CacheSize/2

### → Determine for given CacheSize an appropriate jblock value:

jblock < CacheSize / 48 B

### Establish the layer condition by blocking




Split up domain into						
domain into						
subblocks:						
e.g. block						
size = $5$						
0120 - 0						

(c) RRZE 2018

### **Establish the layer condition by blocking**






(c) RRZE 2018

# **Establish layer condition by spatial blocking**






(c) RRZE 2018

### Layer condition & spatial blocking: Memory code balance







(c) RRZE 2018

### Jacobi Stencil – OpenMP parallelization










### **Stencil shapes and layer conditions**





- a) Long-range r = 2: 5 layers (2r + 1)
- **b)** Long-range r = 2 with gaps: 6 layers (2 per populated row)
- c) Asymmetric: 3 layers
- d) 2D box: 3 layers




- We have made sense of the memory-bound performance vs. problem size
  - "Layer conditions" lead to predictions of code balance
  - "What part of the data comes from where" is a crucial question
  - The model works only if the bandwidth is "saturated"
    - In-cache modeling is more involved
- Avoiding slow data paths == re-establishing the most favorable layer condition
- Improved code showed the speedup predicted by the model
- Optimal blocking factor can be estimated
  - Be guided by the cache size the layer condition
  - No need for exhaustive scan of "optimization space"
- Food for thought
  - Multi-dimensional loop blocking would it make sense?
  - Can we choose a "better" OpenMP loop schedule?
  - What would change if we parallelized inner loops?



- Reason: "saturation assumption"
- Cache line transfers and core execution do sometimes not overlap perfectly
- It is not sufficient to measure single-core STREAM to make it work
- Only increased "pressure" on the memory interface can saturate the bus
   → need more cores!
- In-cache performance is not correctly predicted
- The ECM performance model gives more insight:

H. Stengel, J. Treibig, G. Hager, and G. Wellein: *Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model*. Proc. <u>ICS15</u>, the 29th International Conference on Supercomputing, June 8-11, 2015, Newport Beach, CA. <u>DOI: 10.1145/2751205.2751240</u>. Preprint: <u>arXiv:1410.5010</u>








# Case study: Sparse Matrix Vector Multiplication

# **Sparse Matrix Vector Multiplication (SpMV)**

- **FFEE**
- Key ingredient in some matrix diagonalization algorithms
  - Lanczos, Davidson, Jacobi-Davidson
- Store only N<sub>nz</sub> nonzero elements of matrix and RHS, LHS vectors with N<sub>r</sub> (number of matrix rows) entries
- "Sparse": N<sub>nz</sub> ~ N<sub>r</sub>




# **SpMVM characteristics**




- For large problems, SpMV is inevitably memory-bound
  - Intra-socket saturation effect on modern multicores
- SpMV is easily parallelizable in shared and distributed memory
  - Load balancing
  - Communication overhead
- Data storage format is crucial for performance properties
  - Most useful general format on CPUs: Compressed Row Storage (CRS)
  - Depending on compute architecture





- **val[]** stores all the nonzeros (length N<sub>nz</sub>)
- col\_idx[] stores the column index of each nonzero (length N<sub>nz</sub>)
- row\_ptr[] stores the starting index
  of each new row in val[] (length:
  N.)






- Strongly memory-bound for large data sets
  - Streaming, with partially indirect access:

```
!$OMP parallel do schedule(???)
do i = 1,Nr
  do j = row_ptr(i), row_ptr(i+1) - 1
    c(i) = c(i) + val(j) * b(col_idx(j))
  enddo
enddo
!$OMP end parallel do
```

- Usually many spMVMs required to solve a problem
- Now let's look at some performance measurements...

#### **Performance characteristics**

- Strongly memory-bound for large data sets → saturating performance across cores on the chip
- Performance seems to depend on the matrix
- Can we explain this?
- Is there a "light speed" for SpMV?
- Optimization?





#### Example: SpMV node performance model



Sparse MVM in double precision w/ CRS data storage:

do i = 1,
$$N_r$$
  
do j = row\_ptr(i), row\_ptr(i+1) - 1  
C(i) = C(i) + val(j) \* B(col\_idx(j))  
enddo  
enddo

$$B_{c}^{DP,CRS} = \frac{8 + 4 + 8\alpha + 20/N_{nzr}}{2} \frac{B}{F} = \left(6 + 4\alpha + \frac{10}{N_{nzr}}\right) \frac{B}{F}$$

Absolute minimum code balance: 
$$B_{\min} = 6 \frac{B}{F}$$
  
 $\Rightarrow I_{\max} = \frac{1}{6} \frac{F}{B}$ 
  
Hard upper limit for in-memory performance:  $b_S/B_{\min}$ 

### The " $\alpha$ effect"



 $B_c^{DP,CRS}(\alpha) = \frac{8+4+8\alpha+20/N_{nzr}}{2}\frac{B}{F}$ 

 $=\left(6+4\alpha+\frac{10}{N_{max}}\right)\frac{B}{F}$ 

#### DP CRS code balance

- α quantifies the traffic for loading the RHS
  - $\alpha = 0 \rightarrow \text{RHS}$  is in cache
  - $\alpha = 1/N_{nzr} \rightarrow RHS$  loaded once
  - $\alpha = 1 \rightarrow$  no cache
  - $\alpha > 1 \rightarrow$  Houston, we have a problem!
- "Target" performance =  $b_S/B_c$
- Caveat: Maximum memory BW may not be achieved with spMVM (see later)

#### Can we predict $\alpha$ ?

- Not in general
- Simple cases (banded, block-structured): Similar to layer condition analysis

#### $\rightarrow$ Determine $\alpha$ by measuring the actual memory traffic

## Determine $\alpha$ (RHS traffic quantification)



$$B_{c}^{DP,CRS} = \left(6 + 4\alpha + \frac{10}{N_{nzr}}\right)\frac{B}{F} = \frac{V_{meas}}{N_{nz} \cdot 2 F}$$

 V<sub>meas</sub> is the measured overall memory data traffic (using, e.g., likwidperfctr)

Solve for 
$$\alpha$$
:  

$$\alpha = \frac{1}{4} \left( \frac{V_{meas}}{N_{nz} \cdot 2 \text{ bytes}} - 6 - \frac{10}{N_{nzr}} \right)$$

Example: kkt\_power matrix from the UoF collection on one Intel SNB socket


• 
$$N_{nz} = 14.6 \cdot 10^6$$
,  $N_{nzr} = 7.1$ 

- $V_{meas} \approx 258 \text{ MB}$
- $\rightarrow \alpha = 0.36, \alpha N_{nzr} = 2.5$
- → RHS is loaded 2.5 times from memory



$$\frac{B_c^{DP,CRS}(\alpha)}{B_c^{DP,CRS}(1/N_{nzr})} = 1.11$$

11% extra traffic → optimization potential!





(c) RRZE 2018




#### Benchmark system: Intel Xeon Ivy Bridge E5-2660v2, 2.2 GHz, $b_S = 46.6 \text{ GB/s}$

Matrix	Ν	N <sub>nzr</sub>	$B_c^{opt}$ [B/F]	$P_{opt}$ [GF/s]	
DLR1	278,502	143	6.1	7.64	
scai1	3,405,035	7.0	8.0	5.83	
kkt_power	2,063,494	7.08	8.0	5.83	








DLR1

scai1

kkt\_power


#### Now back to the start...





#### Investigating the load imbalance with kkt\_power







- Conclusion from the Roofline analysis
  - The roofline model does not "work" for spMVM due to the RHS traffic uncertainties
  - We have "turned the model around" and measured the actual memory traffic to determine the RHS overhead
  - Result indicates:
    - 1. how much actual traffic the RHS generates
    - 2. how efficient the RHS access is (compare BW with max. BW)
    - 3. how much optimization potential we have with matrix reordering
  - Do not forget about load balancing!
- Consequence: Modeling is not always 100% predictive. It's all about learning more about performance properties!




Case study: Tall & Skinny Matrix-Transpose Times Tall & Skinny Matrix (TSMTTSM) Multiplication

### **TSMTTSM Multiplication**




- Block of vectors  $\rightarrow$  Tall & Skinny Matrix (e.g. 10<sup>7</sup> x 10<sup>1</sup> dense matrix)
- Row-major storage format (see SpMVM)
- Block vector subspace orthogonalization procedure requires, e.g. computation of scalar product between vectors of two blocks
- TSMTTSM Mutliplication





General rule for dense matrix-matrix multiply: Use vendor-optimized GEMM, e.g. from Intel MKL<sup>1</sup>:



<sup>1</sup>Intel Math Kernel Library (MKL) 11.3

## TSMTTSM Roofline model

#flops #bytes (slowest data path)


**Computational intensity** 

Optimistic model (minimum data transfer) assuming  $M = N \ll K$  and double precision:

$$I_d \approx \frac{2KMN}{8(KM+KN)}\frac{F}{B} = \frac{M}{8}\frac{F}{B}$$

complex double:

$$I_z \approx \frac{8KMN}{16(KM+KN)} \frac{F}{B} = \frac{M}{4} \frac{F}{B}$$





Now choose 
$$M = N = 16 \rightarrow I_d \approx \frac{16}{8} \frac{F}{B}$$
 and  $I_z \approx \frac{16}{4} \frac{F}{B}$ 


Intel Xeon E5 2660 v2 ( $b_S = 52 \frac{GB}{s}$ )  $\rightarrow P = 104 \frac{GF}{s}$  (double) Measured (MKL): 16.6  $\frac{GF}{s}$ 

Intel Xeon E5 2697 v3 ( $b_S = 65 \frac{GB}{s}$ )  $\rightarrow P = 240 \frac{GF}{s}$  (double complex) Measured (MKL): 22.8  $\frac{GF}{s}$ 

#### → Potential speedup: 6–10x vs. MKL

## Can we implement a TSMTTSM kernel than Intel?






Not shown: Inner Loop boundaries (n,m) known at compile time (kernel generation) k assumed to be even



#### TS: M=N=16; K=10,000,000

System	P <sub>peak</sub> / b <sub>S</sub>	Version	Performance	<b>RLM Efficiency</b>	
Intel Xeon E5 2660 v2	176 GF/s	TS OPT	98 GF/s	94 %	
10c@2.2 GHz	52 GB/s	TS MKL	16.6 GF/s	16 %	
Intel Xeon E5 2697 v3	582 GF/s 65 GB/s	TS OPT	159 GF/s	66 %	
14c@2.6GHz		TS MKL	22.8 GF/s	9.5 %	



## ERLANGEN REGIONAL COMPUTING CENTER



# Single Instruction Multiple Data (SIMD)



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG


## **SIMD terminology**

### A word on terminology

- SIMD == "one instruction → several operations"
- "SIMD width" == number of operands that fit into a register
- No statement about parallelism among those operations
- Original vector computers: long registers, pipelined execution, but no parallelism (within the instruction)
   R0
   R1

#### Today

- x86: most SIMD instructions fully parallel
  - Short Vector SIMD"
  - Some exceptions on some archs (e.g., vdivpd)
- NEC Tsubasa: 32-way parallelism but SIMD width = 256 (DP)






## **Scalar execution units**

```
for (int j=0; j<size; j++) {
    A[j] = B[j] + C[j];
}</pre>
```

## **Register widths**

- 1 operand
- 2 operands (SSE)
- 4 operands (AVX)
- 8 operands (AVX512)

#### **Scalar execution**



## Data-parallel execution units (short vector SIMD)


Single Instruction Multiple Data (SIMD)

```
for (int j=0; j<size; j++){
    A[j] = B[j] + C[j];
}</pre>
```

## **Register widths**

- 1 operand
- 2 operands (SSE)
- 4 operands (AVX)
- 8 operands (AVX512)

## **SIMD** execution



## Example: Data types in 32-byte SIMD registers (AVX[2])


Supported data types depend on actual SIMD instruction set

		-		•		-	
dou	ıble	dou		dou	ble	de	uble
	_		_			_	
float							
	-	-		-	-	-	
int							






Scalar slot



RIEDRICH-ALEXANDER INIVERSITÄT RLANGEN-NÜRNBERG

### **SIMD** processing – Basics

Steps (done by the compiler) for "SIMD processing"



#### **SIMD processing – Basics**

No SIMD vectorization for loops with data dependencies:

for(int i=0; i<n;i++)
 A[i]=A[i-1]\*s;</pre>

"Pointer aliasing" may prevent SIMDfication

```
void f(double *A, double *B, double *C, int n) {
    for(int i=0; i<n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```

C/C++ allows that  $A \rightarrow \&C[-1]$  and  $B \rightarrow \&C[-2]$ 

 $\rightarrow$  C[i] = C[i-1] + C[i-2]: dependency  $\rightarrow$  No SIMD

If "pointer aliasing" is not used, tell the compiler:

-fno-alias (Intel), -Msafeptr (PGI), -fargument-noalias (gcc) restrict keyword (C only!):

void f(double restrict \*A, double restrict \*B, double restrict \*C, int n) {...}

## How to leverage SIMD: your options

**Options:** 

- The compiler does it for you (but: aliasing, alignment, language, abstractions)
- Compiler directives (pragmas)
- Alternative programming models for compute kernels (OpenCL, ispc)
- Intrinsics (restricted to C/C++)
- Implement directly in assembler

#### To use intrinsics the following headers are available:

- xmmintrin.h (SSE)
- pmmintrin.h (SSE2)
- immintrin.h (AVX)
- x86intrin.h (all extensions)

## **Vectorization compiler options (Intel)**

- The compiler will vectorize starting with -O2.
- To enable specific SIMD extensions use the –x option:
  - -xSSE2 vectorize for SSE2 capable machines
     Available SIMD extensions:

SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, ...

- -xAVX on Sandy/Ivy Bridge processors
- -xCORE-AVX2
   on Haswell/Broadwell
  - -xCORE-AVX512 on Skylake (certain models)
- -xMIC-AVX512 on Xeon Phi Knights Landing

#### Recommended option:

- -xHost will optimize for the architecture you compile on (Caveat: do not use on standalone KNL, use MIC-AVX512)
- To really enable 512-bit SIMD with current Intel compilers you need to set:
   -qopt-zmm-usage=high



## **User-mandated vectorization (OpenMP 4)**

- Since OpenMP 4.0 SIMD features are a part of the OpenMP standard
- #pragma omp simd enforces vectorization
- Essentially a standardized "go ahead, no dependencies here!"
  - Do not lie to the compiler here!
- Prerequesites:

}

- Countable loop
- Innermost loop
- Must conform to for-loop style of OpenMP worksharing constructs
- There are additional clauses:

```
reduction, vectorlength, private, collapse, ...
for (int j=0; j<n; j++) {
    #pragma omp simd reduction(+:b[j:1])
    for (int i=0; i<n; i++) {
        b[j] += a[j][i];
    }
</pre>
```


## **x86 Architecture:** *SIMD and Alignment*

- Alignment issues
  - Alignment of arrays should optimally be on SIMD-width address boundaries to allow packed aligned loads (and NT stores on x86)
  - Otherwise the compiler will revert to unaligned loads/stores
  - Modern x86 CPUs have less (not zero) impact for misaligned LOAD/STORE, but Xeon Phi KNC relies heavily on it!
  - How is manual alignment accomplished?
- Stack variables: alignas keyword (C++11/C11)
- Dynamic allocation of aligned memory (align = alignment boundary)
  - C before C11 and C++ before C++17: posix\_memalign(void \*\*ptr, size\_t align, size\_t size);
  - C11 and C++17:

aligned\_alloc(size\_t align, size\_t size);

### SIMD is an in-core feature!







- 1. Inner loop
- 2. Countable (loop length can be determined at loop entry)
- 3. Single entry and single exit
- 4. Straight line code (no conditionals)
- 5. No (unresolvable) read-after-write data dependencies
- 6. No function calls (exception intrinsic math functions)

#### **Better performance with:**

- 1. Simple inner loops with unit stride (contiguous data access)
- 2. Minimize indirect addressing
- 3. Align data structures to SIMD width boundary
- 4. In C use the **restrict** keyword and/or **const** qualifiers and/or compiler options to rule out array/pointer aliasing



# Efficient parallel programming on ccNUMA nodes


Performance characteristics of ccNUMA nodes First touch placement policy

## ccNUMA performance problems

"The other affinity" to care about

#### ccNUMA:

- Whole memory is transparently accessible by all processors
- but physically distributed
- with varying bandwidth and latency
- and potential contention (shared memory paths)
- How do we make sure that memory access is always as "local" and "distributed" as possible?




#### How much bandwidth does nonlocal access cost?



Example: AMD "Epyc" 2-socket system (8 chips, 2 sockets, 48 cores): *STREAM Triad bandwidth measurements* [Gbyte/s]

CPU node 0		1	2	3	4	5	6	7
MEM node	EM node							
0	32.4	21.4	21.8	21.9	10.6	10.6	10.7	10.8
1	21.5	32.4	21.9	21.9	10.6	10.5	10.7	10.6
2	21.8	21.9	32.4	21.5	10.6	10.6	10.8	10.7
3	21.9	21.9	21.5	32.4	10.6	10.6	10.6	10.7
4	10.6	10.7	10.6	10.6	32.4	21.4	21.9	21.9
5	10.6	10.6	10.6	10.6	21.4	32.4	21.9	21.9
6	10.6	10.7	10.6	10.6	21.9	21.9	32.3	21.4
7	10.7	10.6	10.6	10.6	21.9	21.9	21.4	32.5



#### numactl as a simple ccNUMA locality tool : How do we enforce some locality of access?



numactl can influence the way a binary maps its memory pages:

```
numactl --membind=<nodes> a.out  # map pages only on <nodes>
    --preferred=<node> a.out  # map pages on <node>
    # and others if <node> is full
    --interleave=<nodes> a.out  # map pages round robin across
    # all <nodes>
```

#### Examples:

```
for m in `seq 0 3`; do
  for c in `seq 0 3`; do
    env OMP_NUM_THREADS=8 \
    numactl --membind=$m --cpunodebind=$c ./stream
  done
  done
```

But what is the default without numactl?



Golden Rule" of ccNUMA:

# A memory page gets mapped into the local memory of the processor that first touches it!

- Except if there is not enough local memory available
- This might be a problem, see later
- Caveat: "to touch" means "to write", not "to allocate"
- Example:

Memory not mapped here yet

double \*huge = (double\*)malloc(N\*sizeof(double));


```
for(i=0; i<N; i++) // or i+=PAGE_SIZE/sizeof(double)
huge[i] = 0.0;
Mapping takes
place here</pre>
```

It is sufficient to touch a single item to map the entire page

# **Coding for ccNUMA data locality**




#### Most simple case: explicit initialization



# **Coding for ccNUMA data locality**



Sometimes initialization is not so obvious: I/O cannot be easily parallelized, so "localize" arrays before I/O



(c) RRZE 2018

#### Node-Level Performance Engineering

# **Coding for Data Locality**

- Required condition: OpenMP loop schedule of initialization must be the same as in all computational loops
  - Only choice: static! Specify explicitly on all NUMA-sensitive loops, just to be sure...
  - Imposes some constraints on possible optimizations (e.g. load balancing)
  - Presupposes that all worksharing loops with the same loop length have the same thread-chunk mapping
  - If dynamic scheduling/tasking is unavoidable, more advanced methods may be in order
    - OpenMP 5.0 will have rudimentary memory affinity functionality
- How about global objects?
  - Better not use them
  - If communication vs. computation is favorable, might consider properly placed copies of global data
- C++: Arrays of objects and std::vector<> are by default initialized sequentially
  - STL allocators provide an elegant solution


**Coding for Data Locality:** 

Placement of static arrays or arrays of objects

Don't forget that constructors tend to touch the data members of an object. Example:

```
class D {
  double d;
public:
  D(double d=0.0) throw() : d(d) {}
  inline D operator+(const D& o) throw() {
    return D(d+o.d);
  }
  inline D operator*(const D& o) throw() {
    return D(d*o.d);
  }
};
                \rightarrow placement problem with
                  D* array = new D[1000000];
```

tional



 Placement of objects is then done automatically by the C++ runtime via "placement new"

**Coding for Data Locality:** 

NUMA allocator for parallel first touch in **std::vector**<>



```
template <class T> class NUMA Allocator {
public:
  T* allocate(size_type numObjects, const void
               *localityHint=0) {
    size type ofs,len = numObjects * sizeof(T);
    void *m = malloc(len);
    char *p = static cast<char*>(m);
    int i,pages = len >> PAGE BITS;
#pragma omp parallel for schedule(static) private(ofs)
    for(i=0; i<pages; ++i) {</pre>
      ofs = static cast<size t>(i) << PAGE BITS;</pre>
      p[ofs]=0;
    }
    return static cast<pointer>(m);
};
           Application:
```

vector<double,NUMA\_Allocator<double> > x(1000000)

# **Diagnosing bad locality**



- If your code is cache bound, you might not notice any locality problems
- Otherwise, bad locality limits scalability (whenever a ccNUMA node boundary is crossed)
  - Just an indication, not a proof yet
- Running with numactl --interleave might give you a hint
   See later
- Consider using performance counters
  - LIKWID-perfctr can be used to measure nonlocal memory accesses
  - Example for Intel dual-socket system (IvyBridge, 2x10-core):

likwid-perfctr -g NUMA -C M0:0-4@M1:0-4 ./a.out

# Using performance counters for diagnosing bad ccNUMA access locality



 Intel Ivy Bridge EP node (running 2x5 threads): measure NUMA traffic per core

likwid-perfctr -g NUMA -C M0:0-4@M1:0-4 ./a.out

#### Summary output:


*	<b>. . . . . . . . . .</b>	<b>+</b>		
Metric	Sum	Min	Max	Avg
Runtime (RDTSC) [s] STAT	4.050483	0.4050483	0.4050483	0.4050483
Runtime unhalted [s] STAT	3.03537	0.3026072	0.3043367	0.303537
Clock [MHz] STAT	32996.94	3299.692	3299.696	3299.694
CPI STAT	40.3212	3.702072	4.244213	4.03212
Local DRAM data volume [GByte] STAT	7.752933632	0.735579264	0.823551488	0.7752933632
Local DRAM bandwidth [MByte/s] STAT	19140.761	1816.028	2033.218	1914.0761
Remote DRAM data volume [GByte] STAT	9.16628352	0.86682464	0.957811776	0.916628352
Remote DRAM bandwidth [MByte/s] STAT	22630.098	2140.052	2364.685	2263.0098
Memory data volume [GByte] STAT	16.919217152	1.690376128	1.69339104	1.6919217152
Memory bandwidth [MByte/s] STAT	41770.861	4173.27	4180.714	4177.0861
		. \		

 Caveat: NUMA metrics vary strongly between CPU models About half of the overall memory traffic is caused by remote domain!

#### The curse and blessing of interleaved placement: OpenMP STREAM triad on a dual AMD Epyc 7451 (6 cores per LD)



- Parallel init: Correct parallel initialization
- LD0: Force data into LD0 via numactl -m 0
- Interleaved: numactl --interleave <LD range>



#### Node-Level Performance Engineering

# rr@=

## Identify the problem

- Is ccNUMA an issue in your code?
- Simple test: run with numactl --interleave

### Apply first-touch placement

- Look at initialization loops
- Consider loop lengths and static scheduling
- C++ and global/static objects may require special care

## NUMA balancing is active on many Linux systems today

- Automatic page migration
- Slow process, may take many seconds (configurable)
- Still a good idea to to parallel first touch

#### If dynamic scheduling cannot be avoided

- Consider round-robin placement as a quick (but non-ideal) fix
- OpenMP 5.0 will have some data affinity support



# **OpenMP performance issues on multicore**

Barrier synchronization overhead Topology dependence




#### **OpenMP work sharing in the benchmark loop**

```
double precision, dimension(:), allocatable :: A,B,C,D
```

```
allocate(A(1:N), B(1:N), C(1:N), D(1:N))
A=1.d0; B=A; C=A; D=A
!$OMP PARALLEL private(i,j)
do j=1, NITER
!$OMP DO
  do i=1,N
    A(i) = B(i) + C(i) * D(i)
  enddo
                           Implicit barrier
!SOMP END DO
  if(.something.that.is.never.true.) then
    call dummy (A, B, C, D)
  endif
enddo
!$OMP END PARALLEL
```

#### **OpenMP vector triad on Sandy Bridge sockets (3 GHz)**





(c) RRZE 2018

#### Node-Level Performance Engineering



**!\$OMP PARALLEL** ...

\$0MP BARRIER

!\$OMP DO

•••

**!\$OMP ENDDO !\$OMP END PARALLEL**  Threads are synchronized at **explicit** AND **implicit** barriers. These are a main source of overhead in OpenMP progams.

Determine costs via modified OpenMP Microbenchmarks testcase (epcc)

## On x86 systems there is no hardware support for synchronization!

- Next slides: Test OpenMP Barrier performance...
- for different compilers
- and different topologies:
  - shared cache
  - shared socket
  - between sockets
- and different thread counts
  - 2 threads
  - full domain (chip, socket, node)

# Thread synchronization overhead on IvyBridge-EP

Barrier overhead in CPU cycles




2 Threads	Intel 16.0	GCC 5.3.0	
Shared L3	599	425	
SMT threads	612	423	
Other socket	1486	1067	
		Strong topology dependence!	



Full domain	Intel 16.0	GCC 5.3.0	
Socket (10 cores)	1934	1301	
Node (20 cores)	4999	7783	Overhead grows with thread count
Node +SMT	5981	9897	] 📕

- Strong dependence on compiler, CPU and system environment!
- OMP\_WAIT\_POLICY=ACTIVE can make a big difference





Still the pain may be much larger, as more work can be done in one cycle on Phi compared to a full Ivy Bridge node

3.2x cores (20 vs 64) on Phi 4x more operations per cycle per core on Phi

 $\rightarrow$  4 · 3.2 = 12.8x more work done on Xeon Phi per cycle

1.9x more barrier penalty (cycles) on Phi (11400 vs. 6000)

→ One barrier causes  $1.9 \cdot 12.8 \approx 24x$  more pain  $\odot$ .




# Pattern-driven Performance Engineering

Basics of Benchmarking Performance Patterns Signatures

# **Basics of optimization**



- 1. Define relevant test cases
- 2. Establish a sensible performance metric
- 3. Acquire a runtime profile (sequential)
- 4. Identify hot kernels (Hopefully there are any!)
- 5. Carry out optimization process for each kernel



## **Motivation:**

- Understand observed performance
- Learn about code characteristics and machine capabilities
- Deliberately decide on optimizations

#### Preparation

- Reliable timing (minimum time which can be measured?)
- Document code generation (flags, compiler version)
- Get access to an exclusive system
- System state (clock speed, turbo mode, memory, caches)
- Consider to automate runs with a script (shell, python, perl)

### Doing

- Affinity control
- Check: Is the result reasonable?
- Is result deterministic and reproducible?
- Statistics: Mean, Best ?
- Basic variants: Thread count, affinity, working set size



# **Thinking in bottlenecks**




- A bottleneck is a performance limiting setting
- Microarchitectures expose numerous bottlenecks

**Observation 1:** Most applications face a single bottleneck at a time!


**Observation 2:** There is a limited number of relevant bottlenecks!





Step 1 Analysis: Understanding observed performance


# **Performance Engineering Process: Modeling**



Step 2 Formulate Model: Validate pattern and get quantitative insight

# **Performance Engineering Process: Optimization**





Step 3 Optimization: Improve utilization of available resources



1. Maximum resource utilization (computing at a bottleneck)

2. Hazards (something "goes wrong")

3. Work related (too much work or too inefficiently done)

# Patterns (I): Bottlenecks & hazards



Pattern		Performance behavior	Metric signature, LIKWID performance group(s)
Jacobi Bandwidth saturation		Saturating speedup across cores sharing a data path	Bandwidth meets BW of suitable streaming benchmark (MEM, L3)
ALU satura	tion In-L1 sum optimal code	Throughput at design limit(s)	Good (low) CPI, integral ratio of cycles to specific instruction count(s) (FLOPS_*, DATA, CPI)
Inefficient data access	Excess data volume Latency-bound access	spMVM RHS access Simple bandwidth performance model much too optimistic	Low BW utilization / Low cache hit ratio, frequent CL evicts or replacements (CACHE, DATA, MEM)
Micro-architectural anomalies		Large discrepancy from simple performance model based on LD/ST and arithmetic throughput	Relevant events are very hardware-specific, e.g., memory aliasing stalls, conflict misses, unaligned LD/ST, requeue events

# **Patterns (II): Hazards**



Pattern	Performance behavior	Metric signature, LIKWID performance group(s)
False sharing of cache lines	Large discrepancy from performance model in parallel case, bad scalability	Frequent (remote) CL evicts (CACHE)
No parallel initialization Bad ccNUMA page placement	Bad or no scaling across NUMA domains, performance improves with interleaved page placement	Unbalanced bandwidth on memory interfaces / High remote traffic (MEM)
In-L1 sum w/o unrolling Pipelining issues	In-core throughput far from design limit, performance insensitive to data set size	(Large) integral ratio of cycles to specific instruction count(s), bad (high) CPI (FLOPS_*, DATA, CPI)
Control flow issues	See above	High branch rate and branch miss ratio (BRANCH)

# **Patterns (III): Work-related**



Pattern		Performance behavior	Metric signature, LIKWID performance group(s)	
Load imbalance / serial fraction SpMVM scaling		Saturating/sub-linear speedup	Different amount of "work" on the cores (FLOPS_*); note that instruction count is not reliable!	
L1 OpenMP vector triad Synchronization overhead		Speedup going down as more cores are added / No speedup with small problem sizes / Cores busy but low FP performance	Large non-FP instruction count (growing with number of cores used) / Low CPI (FLOPS_*, CPI)	
Instruction overhead		Low application performance, good scaling across cores, performance insensitive to problem size	Low CPI near theoretical limit / Large non-FP instruction count (constant vs. number of cores) (FLOPS_*, DATA, CPI)	
Code composition	Expensive instructions	Similar to instruction overhead	Many cycles per instruction (CPI) if the problem is large-latency arithmetic	
	Ineffective instructions		Scalar instructions dominating in data-parallel loops (FLOPS_*, CPI)	

#### Node-Level Performance Engineering

## **Patterns conclusion**



- Pattern signature = performance behavior + hardware metrics
- Patterns are applies hotspot (loop) by hotspot
- Patterns map to typical execution bottlenecks
- Patterns are extremely helpful in classifying performance issues
  - The first pattern is always a hypothesis
  - Validation by tanking data (more performance behavior, HW metrics)
  - Refinement or change of pattern
- Performance models are crucial for most patterns
  - Model follows from pattern

# **Tutorial conclusion**

- Multicore architecture == multiple complexities
  - Affinity matters  $\rightarrow$  pinning/binding is essential
  - Bandwidth bottlenecks  $\rightarrow$  inefficiency is often made on the chip level
  - Topology dependence of performance features → know your hardware!

#### Put cores to good use

- Bandwidth bottlenecks  $\rightarrow$  surplus cores  $\rightarrow$  functional parallelism!?
- Shared caches → fast communication/synchronization → better implementations/algorithms?

## Simple modeling techniques and patterns help us

- ... understand the limits of our code on the given hardware
- ... identify optimization opportunities
- I learn more, especially when they do not work!

#### Simple tools get you 95% of the way

e.g., with the LIKWID tool suite

#### Node-Level Performance Engineering







Moritz Kreutzer Markus Wittmann Thomas Zeiser Michael Meier Holger Stengel Thomas Gruber Faisal Shahzad Christie Louis Alappat







Bundesministerium für Bildung und Forschung

# THANK YOU.

(c) RRZE 2018

# **Presenter Biographies**

**Georg Hager** holds a PhD in computational physics from the University of Greifswald. He is a senior research scientist in the HPC group at Erlangen Regional Computing Center (RRZE). Recent research includes architecture-specific optimization for current microprocessors, performance modeling on processor and system levels, and the efficient use of hybrid parallel systems. His textbook "Introduction to High Performance Computing for Scientists and Engineers" is required or recommended reading in many HPC-related courses around the world. See his blog at <a href="http://blogs.fau.de/hager">http://blogs.fau.de/hager</a> for current activities, publications, and talks.

**Jan Eitzinger** (formerly Treibig) holds a PhD in Computer Science from the University of Erlangen. He is now a postdoctoral researcher in the HPC Services group at Erlangen Regional Computing Center (RRZE). His current research revolves around architecture-specific and low-level optimization for current processor architectures, performance modeling on processor and system levels, and programming tools. He is the developer of LIKWID, a collection of lightweight performance tools. In his daily work he is involved in all aspects of user support in High Performance Computing: training, code parallelization, profiling and optimization, and the evaluation of novel computer architectures.

**Gerhard Wellein** holds a PhD in solid state physics from the University of Bayreuth and is a professor at the Department for Computer Science at the University of Erlangen. He leads the HPC group at Erlangen Regional Computing Center (RRZE) and has more than ten years of experience in teaching HPC techniques to students and scientists from computational science and engineering programs. His research interests include solving large sparse eigenvalue problems, novel parallelization approaches, performance modeling, and architecture-specific optimization.









191

## Abstract



- SC18 full-day tutorial: Node-Level Performance Engineering
- Presenter(s): Georg Hager, Gerhard Wellein

#### ABSTRACT:

The advent of multi- and manycore chips has led to a further opening of the gap between peak and application performance for many scientific codes. This trend is accelerating as we move from petascale to exascale. Paradoxically, bad node-level performance helps to "efficiently" scale to massive parallelism, but at the price of increased overall time to solution. If the user cares about time to solution on any scale, optimal performance on the node level is often the key factor. We convey the architectural features of current processor chips, multiprocessor nodes, and accelerators, as far as they are relevant for the practitioner. Peculiarities like SIMD vectorization, shared vs. separate caches, bandwidth bottlenecks, and ccNUMA characteristics are introduced, and the influence of system topology and affinity on the performance of typical parallel programming constructs is demonstrated. Performance engineering and performance patterns are suggested as powerful tools that help the user understand the bottlenecks at hand and to assess the impact of possible code optimizations. A cornerstone of these concepts is the roofline model, which is described in detail, including useful case studies, limits of its applicability, and possible refinements.



#### Book:

 G. Hager and G. Wellein: Introduction to High Performance Computing for Scientists and Engineers. CRC Computational Science Series, 2010. ISBN 978-1439811924 <u>https://blogs.fau.de/hager/hpc-book</u>

#### Papers:

- J. Hofmann, G. Hager, G. Wellein, and D. Fey: An analysis of core- and chip-level architectural features in four generations of Intel server processors. In: J. Kunkel et al. (eds.), High Performance Computing: 32nd International Conference, ISC High Performance 2017, Frankfurt, Germany, June 18-22, 2017, Proceedings, Springer, Cham, LNCS 10266, ISBN 978-3-319-58667-0 (2017), 294-314. DOI: <u>10.1007/978-3-319-58667-0\_16</u>. Preprint: <u>arXiv:1702.07554</u>
- J. Hammer, J. Eitzinger, G. Hager, and G. Wellein: Kerncraft: A Tool for Analytic Performance Modeling of Loop Kernels. In: Niethammer C., Gracia J., Hilbrich T., Knüpfer A., Resch M., Nagel W. (eds), Tools for High Performance Computing 2016, ISBN 978-3-319-56702-0, 1-22 (2017). Proceedings of IPTW 2016, the <u>10th International Parallel Tools Workshop</u>, October 4-5, 2016, Stuttgart, Germany. Springer, Cham. DOI: <u>10.1007/978-3-319-56702-0\_1</u>, Preprint: <u>arXiv:1702.04653</u>
- J. Hofmann, D. Fey, M. Riedmann, J. Eitzinger, G. Hager, and G. Wellein: Performance analysis of the Kahan-enhanced scalar product on current multi- and manycore processors. Concurrency & Computation: Practice & Experience (2016). Available online, <u>DOI: 10.1002/cpe.3921</u>. Preprint: <u>arXiv:1604.01890</u>
- M. Röhrig-Zöllner, J. Thies, M. Kreutzer, A. Alvermann, A. Pieper, A. Basermann, G. Hager, G. Wellein, and H. Fehske: Increasing the performance of the Jacobi-Davidson method by blocking. SIAM Journal on Scientific Computing, **37**(6), C697–C722 (2015). DOI: 10.1137/140976017, Preprint:<u>http://elib.dlr.de/89980/</u>

# References



- T. M. Malas, G. Hager, H. Ltaief, H. Stengel, G. Wellein, and D. E. Keyes: Multicore-optimized wavefront diamond blocking for optimizing stencil updates. SIAM Journal on Scientific Computing 37(4), C439-C464 (2015). DOI: 10.1137/140991133, Preprint: <u>arXiv:1410.3060</u>
- J. Hammer, G. Hager, J. Eitzinger, and G. Wellein: Automatic Loop Kernel Analysis and Performance Modeling With Kerncraft. Proc. <u>PMBS15</u>, the 6th International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems, in conjunction with ACM/IEEE Supercomputing 2015 (<u>SC15</u>), November 16, 2015, Austin, TX. <u>DOI: 10.1145/2832087.2832092</u>, Preprint: <u>arXiv:1509.03778</u>
- M. Kreutzer, G. Hager, G. Wellein, A. Pieper, A. Alvermann, and H. Fehske: Performance Engineering of the Kernel Polynomial Method on Large-Scale CPU-GPU Systems. Proc. <u>IPDPS15</u>. <u>DOI: 10.1109/IPDPS.2015.76</u>, Preprint: <u>arXiv:1410.5242</u>
- M. Wittmann, G. Hager, T. Zeiser, J. Treibig, and G. Wellein: Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations. Concurrency and Computation: Practice and Experience (2015). DOI: 10.1002/cpe.3489 Preprint: <u>arXiv:1304.7664</u>
- H. Stengel, J. Treibig, G. Hager, and G. Wellein: Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model. Proc. <u>ICS15</u>, <u>DOI: 10.1145/2751205.2751240</u>, Preprint: <u>arXiv:1410.5010</u>
- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, and A. R. Bishop: A unified sparse matrix data format for modern processors with wide SIMD units. SIAM Journal on Scientific Computing 36(5), C401– C423 (2014). DOI: 10.1137/130930352, Preprint: arXiv:1307.6209
- G. Hager, J. Treibig, J. Habich and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Computation and Concurrency: Practice and Experience (2013). DOI: 10.1002/cpe.3180, Preprint: <u>arXiv:1208.2908</u>

## References



- J. Treibig, G. Hager and G. Wellein: Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering. Workshop on Productivity and Performance (PROPER 2012) at Euro-Par 2012, August 28, 2012, Rhodes Island, Greece. <u>DOI: 10.1007/978-3-642-36949-0\_50</u>. Preprint: <u>arXiv:1206.3738</u>
- M. Wittmann, T. Zeiser, G. Hager, and G. Wellein: Comparison of Different Propagation Steps for Lattice Boltzmann Methods. Computers & Mathematics with Applications (Proc. ICMMES 2011). Available online, <u>DOI: 10.1016/j.camwa.2012.05.002</u>. Preprint:<u>arXiv:1111.0922</u>
- M. Kreutzer, G. Hager, G. Wellein, H. Fehske, A. Basermann and A. R. Bishop: Sparse Matrix-vector Multiplication on GPGPU Clusters: A New Storage Format and a Scalable Implementation. Workshop on Large-Scale Parallel Processing 2012 (LSPP12), <u>DOI: 10.1109/IPDPSW.2012.211</u>
- J. Treibig, G. Hager, H. Hofmann, J. Hornegger and G. Wellein: Pushing the limits for medical image reconstruction on recent standard multicore processors. International Journal of High Performance Computing Applications, (published online before print).
   <u>DOI: 10.1177/1094342012442424</u>
- G. Wellein, G. Hager, T. Zeiser, M. Wittmann and H. Fehske: Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. Proc. COMPSAC 2009. <u>DOI:</u> <u>10.1109/COMPSAC.2009.82</u>
- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).

DOI: 10.1142/S0129626410000296. Preprint: arXiv:1006.3148



- J. Treibig, G. Hager and G. Wellein: LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. Proc. <u>PSTI2010</u>, the First International Workshop on Parallel Software Tools and Tool Infrastructures, San Diego CA, September 13, 2010. <u>DOI: 10.1109/ICPPW.2010.38</u>. Preprint: <u>arXiv:1004.4431</u>
- G. Schubert, H. Fehske, G. Hager, and G. Wellein: Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems. Parallel Processing Letters 21(3), 339-358 (2011).
  - DOI: 10.1142/S0129626411000254
- J. Treibig, G. Wellein and G. Hager: Efficient multicore-aware parallelization strategies for iterative stencil computations. Journal of Computational Science 2 (2), 130-137 (2011). <u>DOI</u> <u>10.1016/j.jocs.2011.01.010</u>
- K. Iglberger, G. Hager, J. Treibig, and U. Rüde: <u>Expression Templates Revisited: A Performance</u> <u>Analysis of Current ET Methodologies</u>. SIAM Journal on Scientific Computing **34**(2), C42-C69 (2012). <u>DOI: 10.1137/110830125</u>, Preprint: <u>arXiv:1104.1729</u>
- K. Iglberger, G. Hager, J. Treibig, and U. Rüde: High Performance Smart Expression Template Math Libraries. 2nd International Workshop on New Algorithms and Programming Models for the Manycore Era (<u>APMM 2012</u>) at <u>HPCS 2012</u>, July 2-6, 2012, Madrid, Spain. <u>DOI: 10.1109/HPCSim.2012.6266939</u>
- J. Habich, T. Zeiser, G. Hager and G. Wellein: Performance analysis and optimization strategies for a D3Q19 Lattice Boltzmann Kernel on nVIDIA GPUs using CUDA. Advances in Engineering Software and Computers & Structures 42 (5), 266–272 (2011). DOI: 10.1016/j.advengsoft.2010.10.007
- J. Treibig, G. Hager and G. Wellein: Multicore architectures: Complexities of performance prediction for Bandwidth-Limited Loop Kernels on Multi-Core Architectures. <u>DOI: 10.1007/978-3-642-13872-0\_1</u>, Preprint: <u>arXiv:0910.4865</u>.