

Erlangen Regional Computing Center



Microbenchmarking for architectural exploration

Probing of the memory hierarchy Saturation effects OpenMP barrier overhead





- Isolate small kernels to:
 - Separate influences
 - Determine specific machine capabilities (light speed)
 - Gain experience about software/hardware interaction
 - Determine programming model overhead

Possibilities:

• • • •

- Readymade benchmark collections (epcc OpenMP, IMB)
- STREAM benchmark for memory bandwidth
- Implement own benchmarks (difficult and error prone)
- likwid-bench tool: Offers collection of benchmarks and framework for rapid development of assembly code kernels



- Report performance for different N, choose iter so that accurate time measurement is possible
- This kernel is limited by data transfer performance for all memory levels on all architectures, ever!

Schönauer triad on one CascadeLake core 2.5GHz



Schönauer triad on one CascadeLake core 2.5GHz



Node-level Performance Engineering



```
double* al;
```

ł

posix_memalign((void**) &al, ARRAY_ALIGNMENT, N * sizeof(double));
#pragma omp single

```
S = getTimeStamp();
for(int j=0; j<iter; j++) {
    for (int i=0; i<N; i++) {
        al[i] = b[i] + d[i] * c[i];
        }
        if (al[N-1] > 2000) printf("Ai = %f\n",al[N-1]);
    }
#pragma omp single
    E = getTimeStamp();
  }
```

Throughput vector triad on one CascadeLake node (2.5 GHz)





Throughput vector triad on CascadeLake (memory close-up)





Attainable memory bandwidth (UPDATE!)







OpenMP work sharing in the benchmark loop



OpenMP vector triad on CascadeLake node (2.2 GHz)







OpenMP performance issues on multicore

Synchronization (barrier) overhead



Welcome to the multi-/many-core era

Synchronization of threads may be expensive!



!\$OMP PARALLEL ...

!\$OMP BARRIER

!\$OMP DO

Threads are synchronized at **explicit** AND **implicit** barriers. These are a main source of overhead in OpenMP programs.

Determine costs via simple benchmark

•••

...

!\$OMP ENDDO

!\$OMP END PARALLEL

On x86 systems there is no hardware support for synchronization!

- Next slide: Test OpenMP Barrier performance...
- for different compilers
- and different topologies:
 - shared cache
 - shared socket
 - between sockets
- and different thread counts
 - 2 threads
 - full domain (chip, socket, node)

Thread synchronization overhead on IvyBridge-EP Barrier overhead in CPU cycles



2 Threads	Intel 16.0	ntel 16.0 GCC 5.3.0	
Shared L3	599	425	
SMT threads	612	423	
Other socket	1486	1067	
		Strong topology dependence!	



Full domain	Intel 16.0	GCC 5.3.0	
Socket (10 cores)	1934	1301	Overhead growe
Node (20 cores)	4999	7783	with thread count
Node +SMT	5981	9897	-

Strong dependence on compiler, CPU and system environment!

• **OMP_WAIT_POLICY=ACTIVE** can make a big difference

Scaling of barrier cost



Comparison of barrier synchronization cost with increasing number of threads

- 1. 2x Haswell 14-core CoD mode
- 2. Optimistic measurements (repeated 1000s of times)
- 3. No impact from previous activity in cache
- 4. Ideal scaling: logarithmic



Conclusions from the microbenchmarks



Microbenchmarks can yield surprisingly deep insights

• Affinity matters!

- Almost all performance properties depend on the position of
 - Data
 - Threads/processes
- Consequences
 - Know where your threads are running
 - Know where your data is (see later for that)
- Bandwidth bottlenecks are ubiquitous
- Synchronization overhead may be an issue
 - ... and also depends on affinity!
 - Many-core poses new challenges in terms of synchronization