

Erlangen Regional Computing Center



## "Simple" performance modeling: The Roofline Model

#### Loop-based performance modeling: Execution vs. data transfer





R.W. Hockney and I.J. Curington:  $f_{1/2}$ : A parameter to characterize memory and communication bottlenecks. Parallel Computing 10, 277-286 (1989). DOI: 10.1016/0167-8191(89)90100-2

W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. Self-edition (2000)

S. Williams: Auto-tuning Performance on Multicore Computers. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)



Simplistic view of the hardware:

Data path,

bandwidth  $b_{S}$ 

 $\rightarrow$  Unit: byte/s

**Execution units** 

max. performance

Data source/sink

Simplistic view of the software:



Computational intensity  $I = \frac{N}{V}$  $\rightarrow$  Unit: flop/byte



How fast can tasks be processed? *P* [flop/s]

#### The bottleneck is either

- The execution of work:
- The data path:

 $P_{\text{peak}}$  [flop/s]  $I \cdot b_S$  [flop/byte x byte/s]



### The Roofline Model in computing – Basics



#### Apply the naive Roofline model in practice

- Machine parameter #1:
- Machine parameter #2:
- Code characteristic:

 $P_{peak} \left| \frac{F}{s} \right|$ Peak performance:  $b_S \left[\frac{B}{s}\right]$ Memory bandwidth: Computational intensity: I



#### Machine properties: Р peak $P = 2.5 \, \text{GF/s}$ $P_{peak} = 4 \frac{\text{GF}}{\text{S}}$ Performance P [GF/s] double s=0, a[]; for(i=0; i<N; ++i)</pre> 1<sup>305</sup> s = s + a[i] \* a[i]; $\boldsymbol{b}_{\boldsymbol{S}} = 10 \frac{\text{GB}}{\text{S}}$ 0,5 $I = \frac{2F}{8B} = 0.25 F/B$ 0,25 Application property: I 1/32 1/82 1/161/41/21/64Computational intensity I [F/B]



#### The roofline formalism is based on some (crucial) prerequisites:

- There is a clear concept of "work" vs. "traffic"
  - "work" = flops, updates, iterations...
  - "traffic" = required data to do "work"
- Machine input parameters: Peak Performance and Peak Bandwidth Application/kernel is expected to achieve is limits theoretically

#### Assumptions behind the model:

- Data transfer and core execution overlap perfectly!
  - Either the limit is core execution or it is data transfer
  - Slowest limiting factor "wins"; all others are assumed to have no impact
- Latency effects are ignored, i.e., perfect streaming mode
- "Steady-state" code execution (no wind-up/-down effects)





#### Compare capabilities of different machines:



- Roofline always provides upper bound but is it realistic?
- If code is not able to reach this limit (e.g., contains add operations only), machine parameters need to be redefined (e.g.,  $P_{peak} \rightarrow P_{peak}/2$ )



- 1.  $P_{\text{max}}$  = Applicable peak performance of a loop, assuming that data comes from the level 1 cache (this is not necessarily  $P_{\text{peak}}$ )  $\rightarrow$  e.g.,  $P_{\text{max}}$  = 176 GFlop/s
- *I* = Computational intensity ("work" per byte transferred) over the slowest data path utilized (code balance B<sub>C</sub> = *I*<sup>-1</sup>)
   → e.g., *I* = 0.167 Flop/Byte → B<sub>C</sub> = 6 Byte/Flop
- 3. b<sub>S</sub> = Applicable (saturated) peak bandwidth of the slowest data path utilized (measure attainable bandwidth using, e.g. STREAM)
   → e.g., b<sub>S</sub> = 56 GByte/s

Expected performance:  

$$P = \min(P_{\max}, I \cdot b_S) = \min\left(P_{\max}, \frac{b_S}{B_C}\right)$$
[Byte/Flop]







#### Haswell/Broadwell port scheduler model:





```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}
```

Minimum number of cycles to process **one AVX-vectorized iteration** (equivalent to 4 scalar iterations) on one core?

→ Assuming full throughput:

```
Cycle 1: LOAD + LOAD + STORE
Cycle 2: LOAD + LOAD + FMA + FMA
Cycle 3: LOAD + LOAD + STORE Answer: 1.5 cycles
```

### Example: $P_{\text{max}}$ of vector triad on Haswell@2.3



```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}
```

# What is the **performance in GFlops/s per core** and the bandwidth in GBytes/s?





Vector triad A(:)=B(:)+C(:)\*D(:) on a 2.3 GHz 14-core Haswell chip

Consider full chip (14 cores):

Memory bandwidth:  $b_{\rm S} = 50$  GB/s Code balance (incl. write allocate):  $B_{\rm c} = (4+1)$  Words / 2 Flops = 20 B/F  $\rightarrow$  / = 0.05 F/B

 $\rightarrow$  *I* · *b*<sub>S</sub> = 2.5 GF/s (0.5% of peak performance)

 $P_{\text{peak}}$  / core = 36.8 Gflop/s ((8+8) Flops/cy x 2.3 GHz)  $P_{\text{max}}$  / core = 12.27 Gflop/s (see prev. slide)

 $\rightarrow P_{\text{max}} = 14 * 12.27 \text{ Gflop/s} = 172 \text{ Gflop/s} (33\% \text{ peak})$ 

 $P = \min(P_{\max}, I \cdot b_S) = \min(172, 2.5) \text{ GFlop/s} = 2.5 \text{ GFlop/s}$ 

# A not so simple Roofline example



#### Example: do i=1,N; s=s+a(i); enddo

in single precision on an 8-core 2.2 GHz Sandy Bridge socket @ "large" N





peak

no SIMD



(e.g., **-fno-alias** [see later])

10<sup>-1</sup>10<sup>0</sup>10<sup>1</sup> Computational intensity / [flop/byte]



#### **Bandwidth-bound (simple case)**

- 1. Accurate traffic calculation (writeallocate, strided access, ...)
- 2. Practical  $\neq$  theoretical BW limits
- 3. Saturation effects → consider full socket only

#### **Core-bound (may be complex)**

- 1. Multiple bottlenecks: LD/ST, arithmetic, pipelines, SIMD, execution ports
- 2. Limit is linear in # of cores





#### Saturation effects in multicore chips are not explained

- Reason: "saturation assumption"
- Cache line transfers and core execution do sometimes not overlap perfectly
- It is not sufficient to measure single-core STREAM to make it work
- Only increased "pressure" on the memory interface can saturate the bus
   → need more cores!
- In-cache performance is not correctly predicted

# The ECM performance model gives more insight:

G. Hager, J. Treibig, J. Habich, and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013). DOI: 10.1002/cpe.3180 Preprint: arXiv:1208.2908