



Friedrich-Alexander-Universität Erlangen-Nürnberg

#### Performance Engineering in CSE: A Bird's-Eye View

Georg Hager, Jan Laukemann

Erlangen National High Performance Computing Center (NHR@FAU)

Minisymposium MS167

SIAM CSE23, Amsterdam, The Netherlands

2023-03-01

# Agenda

- Performance Engineering process
  - Tools
  - Metrics
  - Patterns
- An inspiring example
  - a.k.a. "The most outrageously expensive way to compute prime numbers"

### The PE process



Tools



#### **Metrics**



#### "Behavior"?

"How does Y change if I change X?" is an extremely powerful way to look at performance

MLUP/s

- Problem size
- Domain shape
- Domain-process mapping
- # cores/threads/processes
- Affinity settings

. . .



#### Performance patterns

	Pattern Bandwidth saturation		Performance behavior	Metric signature & LIKWID [7] performance group(s)
			Saturating speedup across cores sharing a data path	Bandwidth meets BW of suitable streaming benchmark (MEM, L3)
	ALU saturation		Throughput at design limit(s)	Good (low) CPI, integral ratio of cycles to specific instruction count(s) (FLOPS_*, DATA, CPI)
	Inefficient data access	Excess data volume	Simple bandwidth performance model too	Low BW utilization / Low cache hit ratio, frequent CL evicts or
		Latency-bound access	optimistic	replacements (CACHE, DATA, MEM)
	Micro-architectural anomalies False sharing of cache lines		Significant discrepancy from simple performance model based on LD/ST and arithmetic throughput	Relevant events are very hardware- specific, e.g., memory aliasing stalls, conflict misses, unaligned LD/ST, requeue events, WA evasion
			Large discrepancy from performance model in parallel case, bad scalability	Frequent (remote) CL evicts (CACHE)
	Bad ccNUMA page placement		Bad or no scaling across NUMA domains, performance improves with interleaved page placement	Unbalanced bandwidth on memory interfaces / High remote traffic (MEM)

#### Performance patterns

Pattern		Performance behavior	Metric signature & LIKWID [7] performance group(s)
Pipelining issues		In-core throughput far from design limit, performance insensitive to data set size	(Large) integral ratio of cycles to specific instruction count(s), bad (high) CPI (FLOPS_*, DATA, CPI)
Control flow issues		See above	High branch rate and branch miss ratio (BRANCH)
Load imbalance / serial fraction		Saturating/sub-linear speedup	Different amount of "work" on the cores (FLOPS_*); note that instruction count is not reliable!
Synchronization overhead		Speedup going down as more cores are added / No speedup with small problem sizes / Cores busy but low FP performance	Large non-FP instruction count (growing with number of cores used) / Low CPI (FLOPS_*, CPI)
Instruction ov	verhead	Low application performance, good scaling across cores, performance insensitive to problem size	Low CPI near theoretical limit / Large non-FP instruction count (constant vs. number of cores) (FLOPS_*, DATA, CPI)
Code	Expensive instructions	Similar to instruction overhead	Many cycles per instruction (CPI) if the problem is large-latency arithmetic
compo- sition	Ineffective instructions		Scalar instructions dominating in data- parallel loops (FLOPS_*, CPI)





Friedrich-Alexander-Universität Erlangen-Nürnberg

### The prime number riddle

#### A motivating example in PE



# SPEChpc 2021 Cloverleaf performance (519\_clvleaf\_t)

Lowest order: typical memorybound code

- Saturation on 1<sup>st</sup> ccNUMA domain
- linear scaling beyond

#### However...

- No "hard" saturation
- Dips at #processes = prime???

Wait. Prime???



#### Layer conditions and domain decomposition



#### However...

- Overall problem size is ~15300<sup>2</sup>
- Hotspots show simple 2D stencil patterns
- E.g., one advec\_mom\_kernel loop nest:

 $15300 \times 2$  (arrays)  $\times 2$  (layers)  $\times 8$  bytes  $\approx 490$  kB

- ... and Cloverleaf cuts the inner dimension anyway  $\boldsymbol{\boldsymbol{\varpi}}$ 

```
advec_mom_kernel(), line 222
```

```
D0 k=y_min,y_max+1
D0 j=x_min-1,x_max+2
  ! Staggered cell mass post advection
  node_mass_post(j,k)=0.25_8*(density1(j ,k-1)*post_vol(j ,k-1) &
      +density1(j ,k )*post_vol(j ,k ) &
      +density1(j-1,k-1)*post_vol(j-1,k-1) &
      +density1(j-1,k )*post_vol(j-1,k ))
      node_mass_pre(j,k)=node_mass_post(j,k)-node_flux(j-1,k)+node_flux(j,k)
      ENDDO
ENDDO
```

### Still... memory traffic?

# Memory data traffic at hotspots shows distinct patterns

- Overall drop along 1<sup>st</sup> and 2<sup>nd</sup> ccNUMA domain (> 30%)
- More traffic @ prime number of processes

Enter SpecI2M!



#### Intel SpecI2M – write-allocate evasion

 Hot Chips '20 Conference: <u>https://www.hotchips.org/assets/program/conference/day1/HotChips2020\_</u> <u>Server\_Processors\_Intel\_Irma\_ICX-CPU-final3.pdf</u>

#### SpecI2M optimization: Convert RFO to specI2M when memory subsystem is heavily loaded

- Reduces mem bandwidth demand on streaming WLs that do full cache line writes (25% efficiency increase)
- John McCalpin: <u>https://community.intel.com/t5/Software-Tuning-</u> <u>Performance/ICX-What-is-SpecI2M-request-and-how-it-differs-from-</u> <u>RFO/td-p/1204258</u>

### SpecI2M write-allocate evasion

#### Conditions

- Gradually kicks in on the way to saturation
  - Explains slow drop in read traffic towards saturation
- Long loops with no significant gaps (e.g., halo layers)
  - Explains traffic spikes at prime #procs



#### Cross-check: deactivate SpecI2M

# MSR bit disclosed by Intel under NDA

- Prime number pattern gone
- Drop along 1<sup>st</sup> socket gone
- General traffic volume in accordance with analytic model

What about NT stores?

Ask me in private







Friedrich-Alexander-Universität Erlangen-Nürnberg

## "If you just dig deep enough, things get juicy"

#### Thank you.

