





### Performance Engineering for Linear Solvers Half-Day Tutorial ISC High Performance 2024

Christie L. Alappat, Erlangen National High Performance Computing Center Jonas Thies, TU Delft

Georg Hager, Erlangen National High Performance Computing Center

Hartwig Anzt, TU München

https://go-nhr.de/PELS-ISC24





# **Tutorial Agenda**

- Brief introduction to node-level computer architecture
- Performance modeling with the Roofline model
- Sparse matrix-vector multiplication (SpMV) performance and sparsematrix data formats, and Roofline modeling of SpMV
- The Conjugate Gradient (CG) algorithm
- Preconditioning and preconditioned CG (PCG)
- Accelerating matrix power kernels (MPK) by cache blocking
- Optional: distributed-memory SpMV and MPK cache blocking


### **HPC Node Architecture**

CPUs

GPUs

### Multi-core today: Intel Xeon Sapphire Rapids (2023)


- Xeon "Sapphire Rapids" (Platinum/Gold/Silver/Bronze): Up to 60 cores running at 1.7+ GHz (+ "Turbo Mode" 4.8 GHz),
- "Intel 7" process / up to 350 W
- Multi-die package (4 chips)
- Clock frequency: flexible <sup>(i)</sup>




 $https://www.techpowerup.com/292204/intel-sapphire-rapids-xe\,on-4-tile-mcm-ann\,otated$ 

### General-purpose cache-based microprocessor core

- Implements "Stored Program Computer" concept (Turing 1936)
- Similar designs on all modern systems
- (Still) multiple potential bottlenecks
- Bottleneck mitigations
  - Caches (instruction/data)
  - Instruction-level parallelism
  - Out-of-order and speculative execution



### Node topology of HPC systems



### Nvidia H100 "Hopper" SXM5 specs


#### Architecture

- 80 B Transistors
- ~ 1.8 GHz clock speed
- ~ 144 "SM" units
  - 128 SP "cores" each (FMA)
  - 64 DP "cores" each (FMA)
  - 4 "Tensor Cores" each
  - 2:1 SP:DP performance
- ~ 34 TFlop/s DP peak (FP64)
- 50 MiB L2 Cache
- 80 GB HBM3
- MemBW ~ 3300 GB/s (theoretical)
- MemBW ~ 3000 GB/s (measured)



### The Roofline Model

Bottleneck-based thinking Simple models for single loops Multiple loops




Runtime model: T = f(\$stuff, \$hardware)


### Resource bottlenecks

What is the maximum performance when limited by a bottleneck?

- Resource bottleneck *i* delivers resources at maximum rate  $R_i^{max}$
- $W_i$  = needed amount of resources



### Resource bottlenecks



11


Minimum runtime due to bottleneck *i*: 
$$T_i = \frac{W_i}{R_i^{max}} + \lambda_i$$

- Multiple bottlenecks?
  - $\rightarrow$  multiple minimum runtimes:  $T_{\min} = f(T_1, ..., T_n)$
- Overall performance:

$$P_{\max} = \frac{W}{T_{\min}}$$

# Simple bottleneck models for single loops

### Two bottlenecks:



# Bottleneck models for single loops


How do we reconcile the multiple bottlenecks? I.e., what is the functional form of  $f(T_1, ..., T_n)$ ?

→ pessimistic model (no overlap):  $f(T_1, ..., T_n) = \sum_i T_i$ → optimistic model (full overlap):  $f(T_1, ..., T_n) = \max(T_1, ..., T_n)$ 

Our example (two bottlenecks):  $T_{\min} = \max(T_{flops}, T_{BW}) = 6 \operatorname{ms}_{(Williams et al., 2006)}$ 

Maximum performance ("light speed"):  $P_{upper} = \frac{2 \times 10^7}{6.0 \times 10^{-3}} \frac{\text{flops}}{\text{s}} = 3.3 \text{ Gflop/s}$ 


## From time to performance



R.W. Hockney and I.J. Curington:  $f_{1/2}$ : A parameter to characterize memory and communication bottlenecks. Parallel Computing 10, 277-286 (1989). <u>DOI: 10.1016/0167-8191(89)90100-2</u>

> S. Williams: <u>Auto-tuning Performance on Multicore Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)


### "Roofline"!?



## Multiple bottlenecks?

Ceilings (flat)

- "Execution level" bottlenecks
- "Work" related
- Independent of intensity
   Roofs (sloped)
- Data transfer bottlenecks
- "Traffic" related
- Linear in intensity



# Two kinds of modeling


### Predictive

- Determine machine  $b_i$
- Calculate  $I_j$ ,  $P_{\max,i}$
- Use  $P_{upper} = \min_{i,j} (\{P_{\max,i}\}, \{I_j \cdot b_j\})$
- Compare prediction(s) with measurement(s)
- Optimize, iterate

### Diagnostic/phenomenological

- Determine machine  $b_S$ ,  $P_{max,i}$
- Measure *W<sub>i</sub>* (performance tools)
- Measure performance *P*
- Compare with applicable roof/ceiling
- Optimize, iterate


### Predictive modeling



Performance



#### Two cluster jobs...



Performance

**P**<sub>max</sub>

pe

P<sub>meas</sub>

 $\frac{N_{meas}}{V_{meas}}$ 

Intensity

# What about multiple loops (i.e., solvers)?

Performance-based formulation is inadequate  $\rightarrow$  go back to time Solver: *s* components *j* = 1 ... *s*, *t<sub>j</sub>* = model time for component *j* 

$$t_{solver} = \sum_{j=1}^{s} t_j = \sum_{j=1}^{s} f(T_{1,j}, \dots, T_{N,j})$$

"Roofline":  
$$t_{solver} = \sum_{j=1}^{s} \max(T_{flops,j}, T_{BW,j})$$

### **Roofline:** Simple Examples

Dense linear algebra Sparse linear algebra Simple solvers: CG

ISC 2024

Performance Engineering for Linear Solvers

Hartwig Anzt, hartwig.anzt@kit.edu

# Dense linear algebra

daxpy (BLAS-1)

for(i=0; i<N; ++i)
 s += a[i]\*b[i];</pre>

dot product (BLAS-1)

Roofline thinking: What is the computational intensity?

dense MMM (BLAS-3)

```
for(r=0; r<NR; ++r)
for(c=0; c<NC; ++c)
y[r] += A[r*NC+c]*x[c];</pre>
```

dense MVM (BLAS-2) dot-product style

# Dot product

for(i=0; i<N; ++i)
 s += a[i]\*b[i];</pre>

- Two DP reads from memory (a[i], b[i]) → 16 byte/iteration
- 2 flops (\*,+) per iteration

Computational intensity 
$$I = \frac{2 flop}{16 byte} = 0.125 \frac{flop}{byte}$$

# Daxpy

- Two DP reads, one DP write from/to memory  $\rightarrow$  24 byte/iteration
- 2 flops (+,\*) per iteration

Computational intensity 
$$I = \frac{2 flop}{24 byte} = 0.083 \frac{flop}{byte}$$

### Dense MVM

for(r=0; r<NR; ++r)
for(c=0; c<NC; ++c)
y[r] += A[r\*NC+c]\*x[c];</pre>

- One DP read from memory for each matrix entry
- x[] and y[] are read and updated from cache after  $1^{st}$  read
- $\rightarrow$  8 byte and 2 flops per iteration

Computational intensity 
$$I = \frac{2 flop}{8 byte} = 0.25 \frac{flop}{byte}$$

## Dense MMM?

• Blocking/unrolling techniques can increase intensity beyond the Roofline knee

### → peak performance achievable

### Sparse Matrices and SpMV


**Sparse Matrix Formats** 


**Sparse Matrix Vector Product Parallelization** 

- Central building block in many complex algorithms:
  - Orthogonalization, Krylov basis generation, preconditioner application, power iteration in Page Rank ...
- Before we turn to sparse matrices, we recall how we store & handle dense matrices on parallel processors (i.e. GPUs)


Input A, x, y Output  $y = A \cdot x$ 

global void sgemv_rowmajor()
{
<pre>int row = blockIdx.x*blockDim.x + threadIdx.x;</pre>
float sum = 0.0;
if (row < n){
for( int col=0; col <n; col++){<="" td=""></n;>
sum += m[ row*n + col ] * x[ col ];
}
y[ row ] = alpha * sum;
}
1






Row-major



\_\_global\_\_ void sgemv\_colmajor( ...)
{
 int row = blockIdx.x\*blockDim.x + threadIdx.x;
 float sum = 0.0;
 if (row < n){
 for( int col=0; col<n; col++){
 sum += m[ row + n\*col ] \* x[ col ];
 }
 y[ row ] = alpha \* sum;
 }
}</pre>

Col-major




Input A, x, y Output  $y = A \cdot x$ 

global void sgemv_rowmajor()
{
<pre>int row = blockIdx.x*blockDim.x + threadIdx.x;</pre>
float sum = 0.0;
if (row < n){
for( int col=0; col <n; col++){<="" td=""></n;>
sum += m[ row*n + col ] * x[ col ];
}
y[ row ] = alpha * sum;
}
1


#### Parallel threads


### ls Row-major




\_\_global\_\_ void sgemv\_colmajor( ...)
{
 int row = blockIdx.x\*blockDim.x + threadIdx.x;
 float sum = 0.0;
 if (row < n){
 for( int col=0; col<n; col++){
 sum += m[ row + n\*col ] \* x[ col ];
 }
 y[ row ] = alpha \* sum;
 }
</pre>

Col-major		
8		






Input A, x, y Output  $y = A \cdot x$ 




\_\_global\_\_ void sgemv\_colmajor( ...)


#### Parallel threads


### Row-major




Col-major









### Sparse Matrix Vector Multiplication

Input A, x, y Output  $y = A \cdot x$ 

- Matrix A contains only few nonzero elements.
- Storing all entries results in large overhead (memory & computation).

#### Sparse Matrix Vector Multiplication

Input A, x, y Output  $y = A \cdot x$ 

- Matrix A contains only few nonzero elements.
- Storing all entries results in large overhead (memory & computation).
- Idea: Store only nonzero elements [nz] explicitly.

$$A = \begin{pmatrix} 5.4 & 1.1 & 0 & 0 & 0 & 0 \\ 2.2 & 8.3 & 0 & 3.7 & 1.3 & 3.8 \\ 0 & 0 & 4.2 & 0 & 0 & 0 \\ 5.4 & 0 & 0 & 9.2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \end{pmatrix}$$

 $value = \begin{bmatrix} 5.4 & 1.1 & 2.2 & 8.3 & 3.7 & 1.3 & 3.8 & 4.2 & 5.4 & 9.2 & 1.1 & 8.1 \end{bmatrix} \quad \text{Value}$ 


#### COO format

- Matrix A contains only few nonzero elements.
- Storing all entries results in large overhead (memory & computation).
- Idea: Store only nonzero elements [nz] explicitly.


#### Need to also store location of nonzero elements!

$$A = \begin{pmatrix} 5.4 & 1.1 & 0 & 0 & 0 & 0 \\ 2.2 & 8.3 & 0 & 3.7 & 1.3 & 3.8 \\ 0 & 0 & 4.2 & 0 & 0 & 0 \\ 5.4 & 0 & 0 & 9.2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \end{pmatrix}$$
  
Memory footprint of COO format:  
nz(val) + 2\*nz(int)  
value =  $\begin{bmatrix} 5.4 & 1.1 & 2.2 & 8.3 & 3.7 & 1.3 & 3.8 & 4.2 & 5.4 & 9.2 & 1.1 & 8.1 \end{bmatrix}$  Value  
colidx =  $\begin{bmatrix} 0 & 1 & 0 & 1 & 3 & 4 & 5 & 2 & 0 & 3 & 4 & 5 \end{bmatrix}$  Column-index  
rowidx =  $\begin{bmatrix} 0 & 0 & 1 & 1 & 1 & 1 & 1 & 2 & 3 & 3 & 4 & 5 \end{bmatrix}$  Row-index

### COO format




### COO format



### **COO SpMV**

Split nonzero elements into chunks and parallelize across chunks.

- Partial sums need synchronization / atomics to avoid write conflicts.
- Non-coalesced memory access (because row-major).



## CSR (==CRS) format

- Matrix A contains only few nonzero elements.
- Storing all entries results in large overhead (memory & computation).
- Idea: Store only nonzero elements [nz] explicitly.


#### Need to also store location of nonzero elements!

$$A = \begin{pmatrix} 5.4 & 1.1 & 0 & 0 & 0 & 0 \\ 2.2 & 8.3 & 0 & 3.7 & 1.3 & 3.8 \\ 0 & 0 & 4.2 & 0 & 0 & 0 \\ 5.4 & 0 & 0 & 9.2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \end{pmatrix}$$
  
Memory footprint of COO format:  
nz(val) + 2\*nz(int)  
value =  $\begin{bmatrix} 5.4 & 1.1 & 2.2 & 8.3 & 3.7 & 1.3 & 3.8 & 4.2 & 5.4 & 9.2 & 1.1 & 8.1 \end{bmatrix}$  Value  
colidx =  $\begin{bmatrix} 0 & 1 & 0 & 1 & 3 & 4 & 5 & 2 & 0 & 3 & 4 & 5 \end{bmatrix}$  Column-index

#### Input A, x, y Output $y = A \cdot x$


- Matrix A contains only few nonzero elements.
- Storing all entries results in large overhead (memory & computation).
- Idea: Store only nonzero elements [nz] explicitly.


#### Need to also store location of nonzero elements!




- Matrix A contains only few nonzero elements.
- Storing all entries results in large overhead (memory & computation).
- Idea: Store only nonzero elements [nz] explicitly.

#### Need to also store location of nonzero elements!









#### **CSR SpMV**

Input A, x, y Output  $y = A \cdot x$ 

How to parallelize this?




- Parallelize by rows:
  - Every "thread" handles the computation of one sum in local memory.



 $\operatorname{Input} A, x, y \quad \operatorname{Output} \, y = A \cdot x$ 

### **CSR SpMV**


- Parallelize by rows:
  - Every "thread" handles the computation of one sum in local memory.
  - Significant workload imbalance!
  - Can not store the matrix in Col-Major format for coalesced access!



Input A, x, y Output  $y = A \cdot x$ 

```
for( row=0; row<n; row++ )
{
    sum = 0.0;
    for( j=rowptr[row]; j<rowptr[row+1]; j++)
        sum += values[ j ] * x[ colind[j] ];
        y[ row ] = alpha * sum;
}</pre>
```


Storing values and columns in row-major. -> On GPUs: non-coalesced memory access



Input A, x, y Output  $y = A \cdot x$ 

```
for( row=0; row<n; row++ )
{
    sum = 0.0;
    for( j=rowptr[row]; j<rowptr[row+1]; j++)
        sum += values[ j ] * x[ colind[j] ];
        y[ row ] = alpha * sum;
}</pre>
```

Storing values and columns in row-major. -> On GPUs: non-coalesced memory access



Input A, x, y Output  $y = A \cdot x$ 


Can we use column-major?

-> Only if all rows contain the same number of nonzero elements

### •

```
for( row=0; row<n; row++ )
{
    sum = 0.0;
    for( j=rowptr[row]; j<rowptr[row+1]; j++)
        sum += values[ j ] * x[ colind[j] ];
        y[ row ] = alpha * sum;
}</pre>
```

Storing values and columns in row-major. -> On GPUs: non-coalesced memory access



Input A, x, y Output  $y = A \cdot x$ 

Can we use column-major?

-> Only if all rows contain the same number of nonzero elements


ISC 2024

Input A, x, y Output  $y = A \cdot x$ 


$$A = \begin{pmatrix} 5.4 & 1.1 & 0 & 0 & 0 & 0 \\ 2.2 & 8.3 & 0 & 3.7 & 1.3 & 3.8 \\ 0 & 0 & 4.2 & 0 & 0 & 0 \\ 5.4 & 0 & 0 & 9.2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \end{pmatrix}$$

Input A, x, y Output  $y = A \cdot x$ 

`Left-align nonzero elements'



`Left-align nonzero elements'



Γ	0	1			_	
	0	1	3	4	5	—
	2	_			—	_
	0	3		_	—	—
	4	_			—	—
	5	—	_	_	—	—

#### Pad rows to uniform length

Memory volume: values: max\_nnz\_row \* num\_rows col-index: max\_nnz\_row \* num\_rows no row pointer

$$A = \begin{pmatrix} 5.4 & 1.1 & 0 & 0 & 0 & 0 \\ 2.2 & 8.3 & 0 & 3.7 & 1.3 & 3.8 \\ 0 & 0 & 4.2 & 0 & 0 & 0 \\ 5.4 & 0 & 0 & 9.2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \end{pmatrix}$$
$$\begin{bmatrix} 5.4 & 1.1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \\ 2.2 & 8.3 & 3.7 & 1.3 & 3.8 & 0 \\ 4.2 & 0 & 0 & 0 & 0 \\ 5.4 & 9.2 & 0 & 0 & 0 \\ 1.1 & 0 & 0 & 0 & 0 \\ 8.1 & 0 & 0 & 0 & 0 \end{bmatrix}$$

Γ	0	1	_	_	_	
	0	1	3	4	5	—
	2	_	_	_	_	—
	0	3			—	—
	4	_			—	_
	5	_		_	—	—

#### Input A, x, y Output $y = A \cdot x$

#### Pad rows to uniform length

Memory volume: values: max\_nnz\_row \* num\_rows col-index: max\_nnz\_row \* num\_rows no row pointer


$$A = \begin{pmatrix} 5.4 & 1.1 & 0 & 0 & 0 & 0 \\ 2.2 & 8.3 & 0 & 3.7 & 1.3 & 3.8 \\ 0 & 0 & 4.2 & 0 & 0 & 0 \\ 5.4 & 0 & 0 & 9.2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \end{pmatrix}$$

T1	5.4 1.1		0 0		0	1	—	—	—	—	
T2	2.2 /8.3 /	3.7 /1 $3$	3.8 0		0	1	3	4	5	—	
Т3	4.2 / 0 /	) / ()	0 0		2	—	—	_	—	—	
T4	5.4/9.2/	) / ()	0 0		0	3	—	—	—	—	
T5	1.1 0/	)/ ()	0 0		4	—	—	—	—	_	
T6	8./1 Ø	) ()	0 0		5	_	_	_	_	_	
				-	-						

#### Pad rows to uniform length

Memory volume:


values: max\_nnz\_row \* num\_rows
col-index: max\_nnz\_row \* num\_rows
no row pointer



T1	5.4 $1.1$	) ()	0 0	0	1	—	—	—	—	
Т2	2.2 /8.3	/3.7 /1 3	3.8 0	0	1	3	4	5	—	
Т3	4.2 / 0 /	) ()	0 0	2	—	—	—	—	—	
T4	5.4/9.2	) / ()	0 0	0	3	—	—	—	—	
T5	1.1 $0/$	)/ ()	0 0	4	—	—	—	—	—	
T6	8./1 0	) ()	0 0	5			_	_	_	

#### Pad rows to uniform length

*Memory volume:* values: max\_nnz\_row \* num\_rows col-index: max\_nnz\_row \* num\_rows no row pointer



T1

T2

Т3

T4

T5

T6

5.4

2.2

4 2

5.4

1.1

8./1

.3

9.2

 $\left( \right)$ 

0

0

0

0

0

0

0

3.8

0


0

0

0


3





#### Pad rows to uniform length

Memory volume: values: max\_nnz\_row \* num\_rows col-index: max\_nnz\_row \* num\_rows no row pointer



3


0


5

3

\_\_\_\_

5





### Sliced-ELL Format

Input A, x, y Output  $y = A \cdot x$ 


- Partition the matrix into blocks & use ELL for the distinct blocks.
  - Reduce overhead of ELL.
  - Can still store col-major.

$$A = \begin{pmatrix} 5.4 & 1.1 & 0 & 0 & 0 & 0 \\ 2.2 & 8.3 & 0 & 3.7 & 1.3 & 3.8 \\ 0 & 0 & 4.2 & 0 & 0 & 0 \\ 5.4 & 0 & 0 & 9.2 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1.1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 8.1 \end{pmatrix}$$

#### Sliced-ELL Format

#### • Partition the matrix into blocks & use ELL for the distinct blocks.

- Reduce overhead of ELL.
- Can still store col-major.





63

- Partition the matrix into blocks & use ELL for the distinct blocks.
  - Reduce overhead of ELL.

Sliced-ELL Format

• Can still store col-major.






Input A, x, y Output  $y = A \cdot x$ 


ISC 2024 Slice matrix into blocks, store blocks in ELL format with offset-pointer.


#### • Partition the matrix into blocks & use ELL for the distinct blocks.

- Reduce overhead of ELL.
- Can still store col-major.
- Need for a row pointer.









Performance Engineering for Linear Solvers

- How can we optimize this? Minimize the overhead? What is the overhead dependent on?
  - Bring rows with similar number of nonzero elements into the same block.
  - Sort rows by "length" and reorder the matrix, then convert to Sliced-ELL

Software and High-Performance Computing

A Unified Sparse Matrix Data Format for Efficient General Sparse Matrix-Vector Multiplication on Modern Processors with Wide SIMD Units

 Authors: Moritz Kreutzer, Georg Hager, Gerhard Wellein, Holger Fehske, and Alan R. Bishop
 AUTHORS INFO & AFFILIATIONS

 https://doi.org/10.1137/130930352
 https://doi.org/10.1137/130930352

- What happens for block-size 1?
- What happens for block size n (matrix size)?

### SpMV Formats and Kernels

"Different kernels optimal for different problems"

#### **COO**

- can compensate workload imbalance for irregular patterns
- Efficient for MIMD processing
- Strong support for atomics needed

#### CSR

- small memory footprint
- Needs some logic for row-parallel processing
- Efficient for MIMD processing


#### ELL

- Efficient for balanced matrices
- Enables col-major storage
- Efficient for SIMD processing

#### SELL-c

- Enables col-major storage
- Tunable between CSR and ELL







# SpMV (CSR) Roofline

Optimistic intensity:

```
for (int row = 0; row < num_rows; ++row) {
   double sum = 0.0;
   for (int k = row_ptrs[row]; k < row_ptrs[row + 1]; ++k)
      sum += mat_values[k] * b[col_idxs[k]];
   x[row] += sum;
}</pre>
```







# Roofline "failure" with SpMV

Reasons for performance not attaining the limit

- 1. Intensity lower than the minimum
  - More RHS traffic than the optimistic limit ( $\frac{4}{N_{nzr}}$ B/F)
- 2. "Slow code"
  - "invisible" performance ceiling due to inefficient instructions or inefficient execution
- 3. Load imbalance
  - A single process/thread cannot saturate the memory bandwidth
- 4. Erratic memory access patterns for RHS
  - Latency dominates




### Experiences with SpMV on GPUs




Absolute CSR limit for  $b_S = 3 \text{ TB/s}$ 

#### Ginkgo Sparse Linear Algebra Library

#### https://github.com/ginkgo-project/ginkgo






### Ginkgo SpMV on different architectures

#### https://github.com/ginkgo-project/ginkgo/tree/develop/benchmark/spmv

benchmark/spmv/spmv-input '[{"stencil":"27pt","size":5000000}]' -executor cuda -formats csrc,coo,ell -repetitions auto

```
bash-5.1$ benchmark/spmv/spmv -input '[{"stencil":"27pt","size":5000000}]' -executor cuda -formats csrc,coo,ell -repetitions auto
This is Ginkgo 1.8.0 (develop)
    running with core module 1.8.0 (develop)
    the reference module is 1.8.0 (develop)
    the OpenMP
                module is 1.8.0 (develop)
    the CUDA
                  module is 1.8.0 (develop)
    the HIP
                  module is not compiled
                 module is not compiled
    the DPCPP
 Running on cuda(0)
Running with 2 warm iterations and adaptively determined repetititions with 10 <= rep <= 4294967295 and a minimal runtime of 0.05s
The random seed for right hand sides is 42
 The formats are csrc,coo,ell
The number of right hand sides is 1
Running test case stencil(5000000, 27pt)
Matrix is of size (5000211, 5000211), 133432831
        Running spmv: csrc
        Running spmv: coo
        Running spmv: ell
        "stencil": "27pt",
        "size": 5000000,
        "spmv": {
            "csrc": {
                "storage": 1621194820,
                "max_relative_norm2": 1.2278834839731986e-16,
                "time": 0.0014148777317073181,
                "repetitions": 41,
                "completed": true
            "coo": {
                "storage": 2134925296,
                "max_relative_norm2": 0.0,
                "time": 0.0013904711463414642,
                "repetitions": 41,
                "completed": true
            "ell": {
                "storage": 1620068364,
                "max_relative_norm2": 2.0844231402369755e-16,
                "time": 0.0009703884838709675,
                "repetitions": 62,
                "completed": true
        "rows": 5000211,
        "cols": 5000211,
        "nonzeros": 133432831,
         "optimal": {
             "spmv": "ell"
           2024
```



## Matrix Power Kernel (MPK)

- Calculate:  $y = A^p x$
- Repeatedly perform back-to-back SpMVs:


```
for k=1:p; do
 \mathbf{y}[\mathbf{k}] = \mathrm{SpMV}(\mathbf{A}, \mathbf{y}[\mathbf{k}-1])
done
```

- Matrix A loaded p times from main memory
- Potential for caching the matrix entries?
- $\rightarrow$  See last part of tutorial

C. L. Alappat et al.: Level-based Blocking for Sparse Matrices: Sparse Matrix-Power-Vector Multiplication. IEEE Transactions on Parallel and Distributed Systems 34(2), 581-597 (2023), DOI: 10.1109/TPDS.2022.3223512

ISC 2024







### **Conjugate Gradients and Preconditioning**

Extracting Information from SpMV's Optimal Method: CG Preconditioning using Matrix Polynomials

ISC 2024

Performance Engineering for Linear Solvers

Jonas Thies (j.thies@tude[ft.nl)

## Motivating Iterative Linear Solvers

Charles III far a OD m<sup>3</sup> Dalagan Drahlam

# As Direct Solvers are costly and full of Data Dependencies...

How can we solve a linear system ving Sparse Matrix-Vector (SpMV) products



Memory footprint [MB]

#### **Richardson Iteration**

The Geometric Series 
$$\frac{1}{1-x} = \sum_{k=0}^{\infty} x^k$$
 converges for |x|<1  
The Neumann Series  $(I-A)^{-1} = \sum_{k=0}^{\infty} A^k$  converges for ||A||<1

The most simple iterative method one can imagine: can also be written as

$$x^{(k+1)} = x^{(k)} + (b - Ax^{(k)}) = b + (I - A)x^{(k)}$$
$$r^{(0)} = b - Ax^{(0)}$$

$$\begin{aligned} x^{(k+1)} &= x^{(k)} + r^{(k)} \\ r^{(k+1)} &= (I - A) r^{(k)} \\ & \text{Performance Engineering for Linear Solvers} \end{aligned}$$

ISC 2024

#### **Better Approximations**

Richardson's method approximates x in the k'th Krylov subspace

$$x^{(k)} \in x^{(0)} \cup \underbrace{\left\{r^{(0)}, Ar^{(0)}, A^2 r^{(0)}, \dots, A^{k-1} r^{(0)}\right\}}_{\mathcal{K}^{(k)}(A, r^{(0)})}$$

We can choose **better coefficients** by realizing that Krylov vectors tend to point more and more in the direction of the largest Eigenvector of A

$$Av = \lambda v$$


#### Idea: always add a direction orthogonal to the previous ones

## Arnoldi's Method

input: 
$$A, v_0$$
 with  $||v_0||_2 = 1$   
 $V = v_0/||v_0||_2$   
for  $k = 0, 1, ..., do$   
 $v_{k+1} = Av_k$   
for  $j = 0, 1, ..., k$  do  
 $h_{j,k} = v_j^T v_k$   
 $v_{k+1} = v_{k+1} - h_{j,k}v_j$   
end for  
 $h_{k+1,k} = 1/||v_{k+1}||_2$   
 $V = [V, v_{k+1} \cdot h_{k+1,k}]$   
end for

Where V is orthonormal:  $V_k^T V_k = I,$ 

 $H_{k,k} = h_{0:k,0:k}\,$  is "upper Hessenberg"




They satisfy the Arnoldi-relation

 $AV_k = V_{k+1}H_{k+1,k}$ 

By construction, the eigenvalues of  $H_{k,k}$  (*"Ritz Values"*) approximate those of A as  $k \to N$ 

## If A is Symmetric...



Only need to orthogonalize against two vectors! ("short recurrence")

#### Lanczos algorithm:

input: 
$$A, v_0$$
  
 $V = v_0 / ||v_0||_2$   
 $\beta_0 = 0$   
for  $k = 0, 1, \dots$  do  
 $v_{k+1} = Av_k$   
 $\alpha_k = v_k^T v_{k+1}$   
 $v_{k+1} = v_{k+1} - \alpha_k v_k - \beta_k v_{k-1}$   
 $\beta_{k+1} = ||v_{k+1}||_2$   
 $V = [V, v_{k+1} / \beta_{k+1}]$   
end for

## Conjugate Gradient Algorithm

Based on the Lanczos method, one can derive an iterative linear solver

For symmetric and positive definite (spd) matrices

That minimizes the error in every iteration

And only requires storing three additional vectors

input:  $A, b, x_0, it_{max}$  $r_0 = b - Ax_0$  $p_0 = r_0$ for  $k = 0, \ldots, it_{max}$  do  $\alpha_k = \frac{r_k^T r_k}{p_k^T A p_k}$  $x_{k+1} = x_k + \alpha_k p_k$  $r_{k+1} = r_k - \alpha_k A p_k$  $\beta_k = \frac{r_{k+1}^T r_{k+1}}{r_k^T r_k}$  $p_{k+1} = r_{k+1} + \beta_k p_k$ end for

## CG Implementation

```
def cg_solve(A, b, x0, tol, maxit):
   #<create x, p, q and r>
   axpby(1.0, x0, 0.0, x)
                                             # x = x0
   spmv(A, x, r); axpby(1.0, b, -1.0, r) # r = b - Ax
   axpby(1.0, r, 0.0, p)
                                              \# p = r
   rho = dot(r,r); rho_old = 1.0
   for it in range(maxit+1):
       if rho < tol*tol:
           break;
                                            # check for convergence
       spmv(A, p, q)
                                            \# q = A*p
       alpha = rho/dot(p,q)
       axpby(alpha, p, 1.0, x)  # x = x+alpha*p
       axpby(-alpha, q, 1.0, r) # r = r - alpha*q
       rho_old = rho; rho = dot(r, r)
       beta = rho / rho_old
       axpby (1.0, r, beta, p) # p = r+beta*p
   return x
```

ISC 2024

## Convergence & Spectrum


Lower bound on convergence rate:  $||x_k - x||_2 \le 2 \left[\frac{\sqrt{\kappa_2(A)}-1}{\sqrt{\kappa_2(A)}+1}\right]^{\kappa} ||x_0 - x||_2$ 

Where 
$$\kappa_2(A) = \frac{\lambda_{min}(A)}{\lambda_{max}(A)}$$
 is called the *spectral condition number*.

## In practice, this bound is very pessimistic: Whenever an extreme Ritz value converges, it no longer affects convergence

#### Convergence & Spectrum

ISC 2024



## Precondioning, General Idea

#### We can solve one of the related linear systems

$$M_1^{-1}Ax = M_1^{-1}b \qquad AM_2^{-1}y = b \qquad M_1^{-1}AM_2^{-1}y = M_1^{-1}b x = M_2^{-1}y \qquad x = M_2^{-1}y$$

(left preconditioning)


(right preconditioning)

(two-sided preconditioning)

Construction and application of M-operators should be cheap Resulting operator shouldhave more favorable spectrum

Additional work should be amortized by faster convergence Required operations should run well on target hardware

#### A Simple Polynomial Preconditioner



87

### Better Preconditioners

- Incomplete Cholesky:  $A \approx LL^T$
- IChol, approx. triangular solves by polynomial
- Domain Decomposition (mostly distrib. memory)
- Multigrid methods: use SpMV-based smoothers

Alappat et al: Algebraic Temporal Blocking for Sparse Iterative Solvers on Multi-Core CPUs. (submitted, <u>https://arxiv.org/abs/2309.02228</u>)

## Python/Numba Implementation

	2D Lapla	ce, N= $25M$ , $32$	-Core Int	el CPU	
	poly $k$	CG iterations	SpMVs	time	asured
	0	9194	9196	310s	prediction
	1	4770	14316	352s	
[us]	2	3677	18395	392s	
	NVidia A100 GPU				
nknown*iter		NVidia A100	GPU		
time/(unknown*iter) [ns]	poly $k$	<b>NVidia A100</b> CG iterations	<b>GPU</b> SpMVs	time	
time/(unknown*iter	$\begin{array}{c} \text{poly } k \\ 0 \end{array}$			time 32.6s	
time//unknown*iter		CG iterations	SpMVs		


Code available at

https://go-nhr.de/PELS-0

#### Cache Blocking for the Matrix Power Kernel

#### Motivation – Sparse Matrix Vector Multiplication

- Easy to parallelize but sparse irregular data structures / accesses
- SpMV Performance  $\leftarrow \rightarrow$  Strongly Memory Bound (high code balance)




#### RACE & Cache Blocking for MPK

C. L. Alappat, G. Hager, O. Schenk, and G. Wellein: *Level-based Blocking for Sparse Matrices: Sparse Matrix-Power-Vector Multiplication*. IEEE Transactions on Parallel and Distributed Systems 34(2), 581-597 (2023), DOI: <u>10.1109/TPDS.2022.3223512</u>

#### Motivation – Matrix power kernel (MPK)

- Calculate:  $y = A^p x$
- Repeatedly perform back to back SpMVs

```
for k=1:p; do
  y[k] = SpMV(A, y[k-1])
done
```



#### Same matrix *A* loaded *p* times from main memory!!!

How to cache the matrix A across the matrix power calculation?

#### MPK – existing caching approaches


- Huber et al.: Graph-based higher-order time integration of PDEs<sup>1</sup>
  - "Geometrical approach" based on matrix bandwidth
  - Works for 2D stencil matrices → Runs into problem for 3D and/or unstructured matrices
- Mohiyuddin et al.: Minimizing communication in sparse matrix solvers<sup>2</sup>
  - "Domain decomposition" of underlying graph
  - Requires "ghosting" → Indirect accesses or redundant copies of the matrix entries → Scalability!!
- $\rightarrow$  Exploit level structure in RACE for cache blocking!

RACE


<sup>1</sup>Huber et al., 2021. Graph-based multi-core higher-order time integration of linear autonomous partial differential equations. J. Comput. Sci. DOI:10.1016/j.jocs.2021.101349

<sup>2</sup>Mohiyuddin et al., 2009. Minimizing communication in sparse matrix solvers. In Proceedings of the SC <u>'</u>09. DOI:10.1145/1654059.1654096

#### Matrix power – Traditional approach vs. Cache Blocking



#### How to do that in general for sparse matrices?




#### Matrix accessed 1 time from memory

ISC 2024


#### SpMV – Graph Traversal – RACE




#### Sample Stencil Matrix and its graph representation



Undirected Graph




#### Sample Stencil Matrix and its graph representation



#### Symmetric Matrix (Stencil)

**Undirected Graph** 



Consider SpMV as "graph traversal"

Standard view: Run over all rows i=1, ..., n<sub>r</sub> and calculate

$$y_i = \sum_{j \in COL(i)} A_{i,j} x_j$$


where COL(i) contains the column indices of the non-zeros in i-th row

■ RACE – graph-based view: row  $\leftarrow$  > vertex & non-zero entry  $\leftarrow$  > edge

In the graph terminology a SpMV operation (y = Ax) can be formulated as follows: If G = (V, E) is the graph representation of the sparse matrix A then for every vertex  $u \in V(G)$  calculate


$$y_u = \sum_{v \in N(u)} A_{u,v} x_v .$$
<sup>(2)</sup>

#### Sample Stencil Matrix and its graph representation





Symmetric Matrix (Stencil)

Undirected Graph




RACE






levels


RACE







 $A^{p}x$  computations on L(i) will require  $A^{p-1}x$ to be complete on L(i-1), L(i), L(i+1)

Neighbors localized 🗲 dependencies localized







When updating level 1, indirect reads also go to level 2




When updating level 2, indirect reads also go to levels 1 and 3


ISC 2024








#### **RACE**: MPK Pseudocode






Performance Engineering for Linear Solvers



#### RACE MPK – First Implementation




#### RACE MPK – Performance Problem Identified

- Scheme seems to work (reduces data traffic) at least for pwtk
- But: Performance 🛞 !!!!
- Analysis of hardware performance counters (LIKWID) for pwtk matrix: INSTR\_RETIRED\_ANY up 2x for level based SpMV!
  - → Frequent thread syncronisations!


Reason: After each level threads sync!

Measures:


- $\rightarrow$  Reduce #levels by level aggregation ("LG")
- $\rightarrow$  Global sync. replaced by point-to-point sync. ("p2p")



#### RACE MPK – LG optimization



### RACE MPK – LG+p2p optimization



#### Intel Xeon Gold 6248

• 1 Socket (20c)

pwtk matrix

•  $N_r = 217,918$ 


• 
$$N_{nz} = 11,634,424$$

 $\bigcirc$ 


#### Performance

#### Memory traffic


### Matrix power kernel: Performance – Intel Ice Lake



### Matrix power kernel: Performance – Intel Ice Lake



### Matrix power kernel: Performance – AMD Rome



### RACE - summary

- Inner kernel: OpenMP parallel standard SpMV routine
- Overhead: BFS & Set up of data structures (approx.  $\leq 50$  SpMVs)
- Parameters: Power (p<sub>m</sub>), Available Cache Size, Max. recursion depth
- Cache size  $\leftarrow \rightarrow$  max. polynomial degree (p<sub>m</sub>)
  - Larger caches  $\rightarrow$  larger  $p_m \rightarrow$  better performance
  - Polynomial degree higher than  $p_m \rightarrow Computation in chunks of p_m$
- No loss of accuracy!

#### RACE – MPK applications

- Exponential Integrators → Polynomial approximations
- s-step Krylov methods (CA-GMRES)
- Polynomial preconditioning
- Algebraic Multigrid smoothers

#### ALGEBRAIC TEMPORAL BLOCKING FOR SPARSE ITERATIVE SOLVERS ON MULTI-CORE CPUS\*

CHRISTIE ALAPPAT<sup>†</sup>, JONAS THIES<sup>‡</sup>, GEORG HAGER<sup>†</sup>, HOLGER FEHSKE<sup>†</sup>, AND GERHARD WELLEIN<sup>†</sup>§

**Abstract.** Sparse linear iterative solvers are essential for many large-scale simulations. Much of the runtime of these solvers is often spent in the implicit evaluation of matrix polynomials via a sequence of sparse matrix-vector products. A variety of approaches has been proposed to make these polynomial evaluations explicit (i.e., fix the coefficients), e.g., polynomial preconditioners or *s*-step Krylov methods. Furthermore, it is nowadays a popular practice to approximate triangular solves by a matrix polynomial to increase parallelism. Such algorithms allow to evaluate the polynomial

https://doi.org/10.48550/arXiv.2309.02228

### RACE Demo: Accelerating Polynomial Preconditioned CG

#### Using RACE

#### # include <RACE/interface.h>

```
RACE::dist k = RACE::POWER;
Nt = omp_get_num_threads();
RACE::Interface race (Nr, Nt, k, rowPtr, col );
```

```
//power value; here 4
int pm = 4 ;
//cache size in bytes; here 30 MB
double C = 30*1024*1024;
//perform pre-processing, find levels
race.RACEColor(pm, C);
```

int \*perm, \* invPerm , permLen=Nr; race.getPerm(&perm, &permLen) ; race.getInvPerm(&invPerm, &permLen) ; //permute matrix and vector data structures permute (perm, invPerm) ;

#### **Pre-processing**

#### struct functionArg

```
//user-defined struct for input and output
//arguments of the call-back function
int Nr;
```

```
};
```

. . .

```
//user-defined call-back function
void foo(int row_s, int row_e, int pow, void * voidArg)
{
  functionArg * arg = (functionArg *) voidArg;
  . . .
}
functionArg* args = new functionArg;
//fill args
args->Nr = 1000;
. . .
void* voidArgs = (void*) args;
int foo_id = race.registerFunction(&foo, voidArgs, pm);
```

#### Processing

race.executeFunction(foo id);

#### Neumann polynomial apply

$$w = (I - L)^{k} A (I - U)^{k} v$$
Cache blocking
$$t_{2} = A t_{1}$$

$$w = (I - L)^{k} t_{2}$$
Cache blocking

#### Can we do better?

#### Neumann polynomial apply

$$w = (I - L)^{k} A (I - U)^{k} v$$


$$w = (I - L)^{k} t_{2}$$

$$w = (I - L)^{k} t_{2}$$
Cat


Cache blocking

Total power = 2k + 1

#### Time to solve Laplace2000x2000 to 1e-3 tolerance on 1 NUMA domain (18c) of Intel Ice lake (Fritz)




#### Time to solve Laplace2000x2000 to 1e-3 tolerance on 1 NUMA domain (18c) of Intel Ice lake (Fritz)




### **Outlook:** Distributed-Memory SpMV


Slides courtesy of Dane Lacey, NHR@FAU


#### SpMV Example





### SpMV Example

























### Outlook: Cache-Blocking Distributed-Memory MPK





Proc 1




Computing Ax on Proc 0 requires neighbors of Proc 0.

How about computing  $A^p x$ ?






To compute  $A^2 x$  we need Ax on the neighbors.




To compute  $A^2 x$  we need Ax on the neighbors.



To compute  $A^3 x$  we need  $A^2 x$  on the neighbors.

In general, to compute  $A^p x$  we need p neighbors.



It works!

No redundant work and/or extra communication required, see upcoming paper.\*

\* D. Lacey, C. Alappat, F. Lange, G. Hager, and G. Wellein: *Cache Blocking of Distributed-Memory Parallel Matrix Power Kernels*, to be submitted.

## Tutorial conclusions

- Memory bandwidth limitations are ubiquitous in sparse linear solvers
- SpMV performance depends on the storage format
- Roofline is an indispensable tool for performance analysis
- Time to solution is a fusion of flop/s performance and fast convergence
- Matrix powers can be optimized for better cache reuse

## Appendix

## Performance Engineering for Linear Solvers

This tutorial covers code analysis, performance modeling, and optimization for linear solvers on CPU and GPU nodes. Performance Engineering is often taught using simple loops as instructive examples for performance models and how they can guide optimization; however, full, preconditioned linear solvers comprise multiple back-to-back loops enclosed in an iteration scheme that is executed until convergence is achieved. Consequently, the concept of "optimal performance" has to account for both hardware resource efficiency and iterative solver convergence. We convey a performance engineering process that is geared towards linear iterative solvers. After introducing basic notions of hardware organization and storage for dense and sparse data structures, we show how the Roofline performance model can be applied to such solvers in predictive and diagnostic ways and how it can be used to assess the hardware efficiency of a solver, covering important corner cases such as pure memory boundedness. Then we advance to the structure of preconditioned solvers, using the Conjugate Gradient Method (CG) algorithm as a leading example. Hotspots and bottlenecks of the complete solver are identified followed by the introduction of advanced performance optimization techniques like preconditioning and cache blocking.

## Christie L. Alappat



Christie Alappat received his master's degree with honors from the Bavarian Graduate School of Computational Engineering, Friedrich-Alexander-Universität Erlangen-Nürnberg. He is in the final stages of completing his doctoral studies under the guidance of Prof. Gerhard Wellein. At the same time, he is currently working at Intel as a math algorithm engineer. His research interests include performance engineering, sparse matrix and graph algorithms, iterative linear solvers, and eigenvalue computation. He is the author of the RACE open-source software framework, which is used to accelerate challenging computations in sparse linear algebra on modern compute devices. He is also the lead author of a paper that received the SIAM Activity Group on Supercomputing (SIAG/SC) Best Paper Prize in 2024.

https://hpc.fau.de/person/christie-alappat/

## Jonas Thies



Jonas has more than 20 years of experience in HPC and scientific computing with applications in CFD, climate research and quantum physics. Specifically, he has worked on domain decomposition methods for sparse linear systems, implicit ocean models, sparse eigenvalue problems on heterogeneous supercomputers, code optimization for multi-core CPUs and vector processors, and software and performance engineering for scientific applications.

Jonas has a PhD in applied mathematics (Groningen 2011). He spent two years at the Center for Interdisciplinary Mathematics in Uppsala, after which he moved to Cologne as a Scientific Employee of the German Aerospace Center (DLR) Institute for Software Technology. There he led a research group on parallel numerics from 2017 to 2021. Since June 2021 he is an Assistant Professor at the Delft High Performance Computing Center DHPC, where he coordinates the center's training activities.

https://www.tudelft.nl/en/eemcs/the-faculty/departments/applied-mathematics/people/dr-j-jonas-thies

## Hartwig Anzt



Hartwig Anzt is the Chair of Computational Mathematics at the TUM School of Computation, Information and Technology of the Technical University of Munich (TUM) Campus Heilbronn. He also holds a Research Associate Professor position at the Innovative Computing Lab (ICL) at the University of Tennessee (UTK). Hartwig Anzt received a PhD in applied mathematics from the Karlsruhe Institute of Technology (KIT) and specializes in iterative methods and preconditioning techniques for the next generation hardware architectures. He also has a long track record of high-quality development. He is author of the MAGMA-sparse open-source software package and managing lead of the Ginkgo math software library. Hartwig Anzt had served as a PI in the Software Technology (ST) pillar of the US Exascale Computing Project (ECP), including a coordinated effort aiming at integrating low-precision functionality into high-accuracy simulation codes. He also is a PI in the EuroHPC project MICROCARD.

Hartwig Anzt is the main author of more than 100 peer-reviewed publications, part of the scientific committee of international conferences, Associate Editor of the SIAM Journal on Scientific Computing (SISC), Associate Editor of ACM Transactions on Parallel Computing, workshop chair for ISC High Performance 2022, and has been elected as SIAM Activity Group on Supercomputing program manager.

https://hartwiganzt.github.io/

## Georg Hager



Georg Hager holds a PhD and a habilitation degree in Computational Physics from the University of Greifswald. Since 2021 he heads the Training and Support Division of the newly founded "Erlangen National High Performance Computing Center (NHR@FAU)." Previously he was a senior researcher in the HPC Services group at Erlangen Regional Computing Center (RRZE), which is part of the University of Erlangen-Nürnberg. Recent research includes architecture-specific optimization strategies for current microprocessors, performance engineering of scientific codes, and analytic modeling of massively parallel programs. His textbook "Introduction to High Performance Computing for Scientists and Engineers" is recommended or required reading in many HPC-related lectures and courses worldwide. He has more than two decades of experience in teaching high performance computing and performance engineering to students and scientists. Together with colleagues from NHR@FAU and other centers, he conducts long-standing series of tutorials on Performance Engineering and Hybrid Programming.

https://blogs.fau.de/hager